50012-5030JLF datasheet, PDF - EEWORLD Datasheet

50012-5030JLF: DescriptionBoard Connector, 90 Contact(s), 3 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size281KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

50012-5030JLF Overview

Board Connector, 90 Contact(s), 3 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.485 inch
subject depth	0.462 inch
body length	3.75 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD FLASH (30) OVER PALLADIUM NICKEL
Contact completed and terminated	Gold Flash (Au) - with Palladium/Nickel (Pd/Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulator color	BLACK
insulator material	GLASS FILLED THERMOPLASTIC
MIL compliance	NO
Manufacturer's serial number	50012
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	3
Number of rows loaded	3
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
polarization key	POLARIZED HOUSING
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	90
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:P

STATUS:

Released

Printed: May 13, 2011

How to design a digital clock using FPGA: How to design a digital clock using FPGA...; 357081267 FPGA/CPLD

【New Year, New Plan】 2018 Moving Forward in Confusion: I often come to the forum to read posts, but I don't post much myself. I looked through what I wrote before, and it seemed that I had finished it not long ago, and I still remember it clearly. Then I ...; GDW439 Talking

I'm a novice and want to make a signal generator. Please help me where to start.: How to use FPGA to design circuit diagrams and codes?...; 84797440@qq.com FPGA/CPLD

Discussion on the system being unable to enter the Matrix app interface after BeagleBone Black adds kernel support for iwlist: [i=s]This post was last edited by anananjjj on 2018-5-3 22:50[/i] The hardware platform is an expansion board designed based on [font="][b]BeagleBone Black:[/b][/font] [url=https://bbs.eeworld.com.cn/...; anananjjj Linux and Android

Matching between microphone and microphone preamplifier: Nowadays, there are many people singing or making speeches online, so the matching between microphone and microphone amplifier is very important!Impedance matching is a widely misunderstood topic in t...; fish001 Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components