EEWORLDEEWORLDEEWORLD

Part Number

Search

530AA1026M00BGR

Description
LVPECL Output Clock Oscillator, 1026MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AA1026M00BGR Overview

LVPECL Output Clock Oscillator, 1026MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1026M00BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1026 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
Microcalorimetric measurement system using thermocouple and 2182A nanovoltmeter
Microcalorimetry is used to determine energy relationships. Microcalorimetry techniques are often required when performing calorimetric experiments with small samples or slow heating rates. Microcalor...
程序天使 Test/Measurement
Qt Learning Road Chapter 47 View Selection
[p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]Selection is a common op...
兰博 Embedded System
MSP430F5529 initialization channels and pins
1.1 Initialized channels and pinstypedef enum{ADC_CH0 =BIT0, //P6.0ADC_CH1 =BIT1, //P6.1ADC_CH2 =BIT2, //P6.2ADC_CH3 =BIT3, //P6.3ADC_CH4 =BIT4, //P6.4ADC_CH5 =BIT5, //P6.5ADC_CH6 =BIT6, //P6.6ADC_CH7...
火辣西米秀 Microcontroller MCU
Can the FPGA timer automatically reload the initial value?
Control register: The first bit is CONT bit, 0 is one-time timing, 1 is repeated timing periodl and periodh registers: both are timer initial value registers, which will reload the preset timing perio...
tianma123 FPGA/CPLD
Tesla solar panel with more than 7,000 18650 batteries
Fashionable appearance, acceleration of 0-100km/h in 3.2 seconds, and a range of 440km, these are the data that Tesla Model S shows to people as a pure electric vehicle. The reason why Model S can hav...
qwqwqw2088 Analogue and Mixed Signal
Announcement of Moderator Chip Coin Rewards in July 2014
[table=98%] [tr][td][align=left][font=微软雅黑][size=4]According to EEWORLD moderator rules and moderator operation manual[/size][/font][/align][align=left][url=https://bbs.eeworld.com.cn/thread-370268-1-...
EEWORLD社区 Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1351  1281  2202  1329  2804  28  26  45  27  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号