EEWORLDEEWORLDEEWORLD

Part Number

Search

GLDB03B-Q31

Description
Snap Acting/Limit Switch, SPDT, Momentary, 0.55A, 125VDC, Connector Terminal, Top Pin Plunger Actuator, Panel Mount
CategoryMechanical and electronic products    switch   
File Size118KB,1 Pages
ManufacturerHoneywell
Websitehttp://www.ssec.honeywell.com/
Download Datasheet Parametric View All

GLDB03B-Q31 Overview

Snap Acting/Limit Switch, SPDT, Momentary, 0.55A, 125VDC, Connector Terminal, Top Pin Plunger Actuator, Panel Mount

GLDB03B-Q31 Parametric

Parameter NameAttribute value
MakerHoneywell
Reach Compliance Codeunknown
ECCN codeEAR99
Actuator typeTOP PIN PLUNGER
body width30 mm
body height58.5 mm
Body length or diameter30.5 mm
Contact (AC) maximum rated R load6A@120VAC
Maximum contact current (AC)6 A
Maximum contact current (DC)0.55 A
Contact (DC) maximum rated R load.55A@125VDC
Maximum contact voltage (AC)120 V
Maximum contact voltage (DC)125 V
Manufacturer's serial numberGLD
Installation featuresPANEL MOUNT
Maximum operating force14 N
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
sealIP66
surface mountNO
Switch actionMOMENTARY
switch functionSPDT
Switch typeSNAP ACTING/LIMIT SWITCH
Termination typeCONNECTOR
Electronic simulation of C51 and AVR51 in C language
As the title says: Which electronic simulation software can simulate the program code of C51 and AVR51? Can you recommend a good book? Which friend can help recommend it? Thank you very much!!...
liwei5613 Programming Basics
Solution for gyroscope self-test?
This is my first time using the MPU6050 gyroscope and I have encountered some problems. Please give me some advice. Thank you. 1. I used the DMP library, but the self-test failed. Later, I blocked the...
15013879084 stm32/stm8
VGA display ping-pong operation
When doing VGA, data is first cached in SDRAM and then read out to VGA. I have seen many devices use ping-pong design, which divides the BANK in SDRAM and performs read and write operations separately...
HAORUIMIN FPGA/CPLD
Urgent, help, please help me analyze the circuit, I am confused
The first picture says that it is a core oscillator on the upper left, and the two switches on the lower right are LTC6943. I don't understand what they are. The second picture is an example of this L...
电路小学徒 Analog electronics
A Verilog HDL Implementation of CAM Based on Shift Register
[b]Abstract[/b]: A scheme for designing CAM using Verilog HDL. The scheme is based on shift registers. The implemented CAN has the characteristics of reconfigurable word length, easy expansion, and fa...
maker FPGA/CPLD
The national competition topic has been released. Have you chosen your topic yet?
The national competition topic has been released. Have you chosen your topic yet? Reference topics for the 2019 TI Cup National Undergraduate Electronic Design CompetitionCome and vote!...
okhxyyo Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 780  1127  1114  1116  905  16  23  19  52  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号