530FB605M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FB605M000DG

530FB605M000DG: DescriptionLVDS Output Clock Oscillator, 605MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB605M000DG Overview

LVDS Output Clock Oscillator, 605MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB605M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	605 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Inductor thickness measuring circuit

Common Mode Volume and Tone Control Circuit

ASCII keyboard encoding circuit

Voice electronic doorbell circuit

Single-ended flyback converter circuit using CWl842 external bipolar power tube

DC separately excited motor commutation circuit

【Hardware design completed】Motor drive schematic + PCB: L298N and MC33886 motor driverSupport personalized customization, you can leave a message[[i]This post was last edited by kevinrobot on 2012-7-30 20:31[/i]]...; kevinrobot DIY/Open Source Hardware

How to use DDraw to implement Flip function on wince6.0: The company recently asked me to port the code from ce5 to ce6, but many of the original interfaces, such as GetAttachedSurface, are not supported on ce6. What should I do? It would be best if there i...; zwhvictory Embedded System

I need help with microcontroller programming to realize some functions. Please help me. I need it urgently. Thank you.: [img]C:\Users\sunshineboywang\Desktop[img]C:\Users\sunshineboywang\Desktop[img]C:\Users\sunshineboywang\Desktop[/img][/img][/img] Write an alarm clock to display the time and set the alarm. Thank you....; sunshineboychun 51mcu

CAN communication problem with 2812, urgent!: Dear teachers:When I tested the CAN communication of the 2812 chip, I used the ECAN communication source code downloaded from the TI website, but the CAN communication could not be debugged anyway. Wh...; wholefasten Microcontroller MCU

Ask about the problem of single chip information storage: I have been in contact with microcontrollers for a short time. Now I want to develop a product using M3's LPC1788. The software involves a lot of information storage, such as a lot of software paramet...; ling3wei NXP MCU

How does the output signal of this circuit change? I don’t know how to analyze it. . .: As shown in the figure, the circuit is an XOR gate + 4-frequency divider. There are two XOR gate input signals, one is a 4MHz square wave signal, and the other is a high and low level. When the high a...; 东方龙未名 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components