MB86295S
<CORAL
P>
PCI Graphics Controller
Specification
Revision 1.1
8th January, 2003
Copyright © FUJITSU LIMITED 2002
ALL RIGHTS RESERVED
•
The specifications in this manual are subject to change without notice.
Department before purchasing the product described in this manual.
Contact our Sales
•
Information and circuit diagrams in this manual are only examples of device applications, they are
not intended to be used in actual equipment. Also, Fujitsu accepts no responsibility for infringement
of patents or other rights owned by third parties caused by use of the information and circuit
diagrams.
•
The contents of this manual must not be reprinted or duplicated without permission of Fujitsu.
•
Fujitsu’s semiconductor devices are intended for standard uses (such as office equipment
(computers and OA equipment), industrial/communications/measuring equipment, and
personal/home equipment). Customers using semiconductor devices for special applications
(including aerospace, nuclear, military and medical applications) in which a failure or malfunction
might endanger life or limb and which require extremely high reliability must contact our Sales
Department first. If damage is caused by such use of our semiconductor devices without first
consulting our Sales Department, Fujitsu will not assume any responsibility for the loss.
•
Semiconductor devices fail with a known probability. Customers must use safety design (such as
redundant design, fireproof design, over-current prevention design, and malfunction prevention
design) so that failures will not cause accidents, injury or death).
•
If the products described in this manual fall within the goods or technologies regulated by the
Foreign Exchange and Foreign Trade Law, permission must be obtained before exporting the goods
or technologies.
All Rights Reserved
The contents of this document are subject to change without notice. Customers are advised to consult with
FUJITSU sales representatives before ordering. The information and circuit diagrams in this document are
presented as examples of semiconductor device applications, and are not intended to be incorporated in devices
for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other
rights of third parties arising from the use of this information or circuit diagrams. The products described in this
document are designed, developed and manufactured as contemplated for general use, including without
limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed,
developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless
extremely high safety is secured, could have a serious effect to the public, and could lead directly to death,
personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight
control, air traffic control, mass transport control, medical life support system, missile launch control in weapon
system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in
connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of
failure. You must protect against injury, damage or loss from such failures by incorporating safety design
measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current
levels and other abnormal operating conditions. If any products described in this document represent goods or
technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of
Japan, the prior authorization by Japanese government will be required for export of those products from Japan.
ii
Update history
Date
22.8.2002
26.8.2002
12.11.2002
27.11.2002
2.12.2002
6.12.2002
26.12.2002
8.1.2003
Version
0.1
0.2
0.3
0.4
0.4a
1.0
1.0a
1.1
Page count
266
272
274
276
277
283
282
300
Change
First edition (update from Coral-LQ specification)
Video capture description added
Minor updates to host interface description. Addition of waveforms/timing.
Refer diff03vs04.txt file.
Video Input Register update
First release
Delete the description of two host interface registers.
I
2
C interface and PCI configuration register description added
MB86295S <Coral-LP>
Specification Manual Rev1.1
iii
CONTENTS
1. GENERAL
1
1.1 Preface................................................................................................................................ 1
1.2 Features .............................................................................................................................. 2
1.3 Block Diagram...................................................................................................................... 3
1.4 Functional Overview............................................................................................................. 4
1.4.1 Host CPU interface ......................................................................................................... 4
1.4.2 External memory interface............................................................................................... 5
1.4.3 Display controller ............................................................................................................ 6
1.4.4 Video capture function .................................................................................................... 8
1.4.5 Geometry processing...................................................................................................... 9
1.4.6 2D Drawing .................................................................................................................. 10
1.4.7 3D Drawing .................................................................................................................. 12
1.4.8 Special effects.............................................................................................................. 13
1.4.9 Others.......................................................................................................................... 15
2. PINS
16
2.1 Signals .............................................................................................................................. 16
2.1.1 Signal lines................................................................................................................... 16
2.2 Pin Assignment.................................................................................................................. 17
2.2.1 Pin assignment diagram................................................................................................ 17
2.2.2 Pin assignment table..................................................................................................... 18
2.3 Pin Function....................................................................................................................... 26
2.3.1 Host CPU interface ....................................................................................................... 26
2.3.2 Video output interface................................................................................................... 28
2.3.3 Video capture interface ................................................................................................. 29
2
2.3.4 I C interface ................................................................................................................. 30
2.3.5 Graphics memory interface............................................................................................ 31
2.3.6 Clock input................................................................................................................... 32
2.3.7 Test pins ...................................................................................................................... 33
2.3.8 Reset sequence............................................................................................................ 33
2.3.9 How to switch internal operating frequency..................................................................... 33
3.
HOST INTERFACE
34
3.1 Standard PCI Slave Accesses ........................................................................................... 34
3.1.1 PCI Slave Write ............................................................................................................ 34
3.1.2 PCI Slave Read............................................................................................................ 34
3.2 Burst Controller Accesses (including PCI Master)................................................................ 34
3.2.1 Transfer Modes............................................................................................................ 35
3.2.2 Burst Controller Control/Status...................................................................................... 36
3.3 FIFO Transfers ................................................................................................................. 37
3.4 GPIO/Serial Interface.......................................................................................................... 37
3.4.1 GPIO ............................................................................................................................ 37
3.4.2 Serial Interface .............................................................................................................. 37
3.5 Interrupt............................................................................................................................. 38
3.5.1 Internal Bus/FIFO timeout .............................................................................................. 38
3.5.2 Address Error Interrupt................................................................................................... 39
3.6 Memory Map....................................................................................................................... 39
2
4.
I C Interface Controller
41
4.1 Features ............................................................................................................................. 41
4.2 Block diagram..................................................................................................................... 42
MB86295S<Coral-LP>
Specification Manual Rev1.1
iv
4.2.1 Block Diagram............................................................................................................... 42
4.2.2 Block Function Overview................................................................................................ 43
4.3 Example application ............................................................................................................ 44
4.3.1 Connection Diagram...................................................................................................... 44
4.4 Function overview ............................................................................................................... 45
4.4.1 START condition............................................................................................................ 45
4.4.2 STOP condition............................................................................................................. 45
4.4.3 Addressing.................................................................................................................... 46
4.4.4 Synchronization of SCL.................................................................................................. 46
4.4.5 Arbitration ..................................................................................................................... 47
4.4.6 Acknowledge................................................................................................................. 47
4.4.7 Bus error....................................................................................................................... 47
4.4.8 Initialize ........................................................................................................................ 48
4.4.9 1-byte transfer from master to slave................................................................................ 49
4.4.10 1-byte transfer from slave to master .............................................................................. 50
4.4.11 Recovery from bus error............................................................................................... 51
4.5 Note ................................................................................................................................... 52
5. DISPLAY CONTROLLER
53
5.1 Overview ........................................................................................................................... 53
5.2 Display Function................................................................................................................. 54
5.2.1 Layer configuration....................................................................................................... 54
5.2.2 Overlay........................................................................................................................ 55
5.2.3 Display parameters....................................................................................................... 57
5.2.4 Display position control................................................................................................. 58
5.3 Display Color...................................................................................................................... 60
5.4 Cursor ............................................................................................................................... 61
5.4.1 Cursor display function.................................................................................................. 61
5.4.2 Cursor control............................................................................................................... 61
5.5 Display Scan Control .......................................................................................................... 62
5.5.1 Applicable display......................................................................................................... 62
5.5.2 Interlace display............................................................................................................ 63
5.6 Video Interface, NTSC/PAL Output...................................................................................... 64
6. Video Capture
65
6.1 Input Formats...................................................................................................................... 65
6.2 ITU RBT -656 input............................................................................................................... 65
6.2.1 YUV input format........................................................................................................... 65
6.2.2 Synchronous Control ..................................................................................................... 65
6.2.3 Non-interlace Transformation ......................................................................................... 66
6.2.4 Area Allocation............................................................................................................. 66
6.3 RGB input........................................................................................................................... 67
6.3.1. RGB input modes ......................................................................................................... 67
6.3.2. RGB Input Signals........................................................................................................ 67
6.3.3. Captured Range ........................................................................................................... 68
6.3.4. Direct Input Mode Operation.......................................................................................... 69
6.3.5 Multiplex Input Mode Operation...................................................................................... 69
6.3.6. Even/Odd field Recognition........................................................................................... 70
6.3.7. Conversion Operation................................................................................................... 70
6.4 Scaling ............................................................................................................................... 71
6.4.1 Downscaling Function................................................................................................... 71
6.4.2 Upscaling Function....................................................................................................... 71
MB86295S <Coral-LP>
Specification Manual Rev1.1
v
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
