D38999/24WJ35PE datasheet, PDF

D38999/24WJ35PE: DescriptionMIL Series Connector, 128 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle,; CategoryThe connector The connector; File Size10MB，122 Pages; ManufacturerSOURIAU

Download Datasheet Parametric View All

D38999/24WJ35PE Overview

MIL Series Connector, 128 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	SOURIAU
Reach Compliance Code	compliant
Other features	STANDARD: MIL-DTL-38999, POLARIZED, COMPATIBLE CONTACT: M39029/58360
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
Coupling type	THREADED
DIN compliance	NO
empty shell	NO
Environmental characteristics	FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	CABLE AND PANEL
Options	GENERAL PURPOSE
Shell surface	CADMIUM PLATED
Shell material	ALUMINUM ALLOY
Housing size	J
Termination type	CRIMP
Total number of contacts	128

8D Series

MIL-DTL-38999 Series III

ARM launches A12 architecture: supports mixing with A7 and improves performance by 40%: ARM plans to launch a new Cortex-A12 architecture. The performance of Cortex-A12 is 40% higher than that of the previous A9, and its terminal products are priced at US$200. [/size][/font][/color][/p][...; wstt ARM Technology

The boss tells the workers the truth: the rules of the game are so cruel!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:32[/i] As a boss of a private enterprise, I would like to express a few simple opinions: 1. First of all, I also used to be an employee, so I...; 程序天使 Electronics Design Contest

Xilinx acquires Auviz Systems, the battle between FPGA and GPU is finally about to begin: [url=http://www.leiphone.com/news/201609/S5tIHYiVfuXepluM.html]Original address[/url] Today, Xilinx announced the acquisition of Auviz Systems, shocking the artificial intelligence community. Auviz Sy...; 白丁 FPGA/CPLD

Design and implementation of signal acquisition based on DSP and FPGA: Design block diagram and implementation code of signal acquisition based on DSP and FPGA...; jiakun260 DSP and ARM Processors

MPLAB compile problem: Clean: Deleting intermediary and output files. Clean: Deleted file "C:\Program Files\Microchip\lzz1\lzz001.cce". Clean: Done. Executing: "C:\HT-PIC\BIN\PICC.EXE" -C -E"lzz001.cce" "lzz001.c" -O"lzz001...; youliam Embedded System

Regarding the nios burning problem, please help: I used ep2s180f1020i4 chip, configured chip epcs64, and used flash programmer to burn. From the status bar, it can be seen that the burning is successful, but there is no response after power on. Not ...; xixiangnan FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components