SK32C thru SK310C
SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER
VOLTAGE - 20 TO 100 VOLTS
CURRENT - 3.0 AMPERES
SMC/DO-214AB
.108(2.75)
.128(3.25)
.220(5.59)
.245(6.22)
.260(6.60)
.280(7.11)
.006(.152)
.012(.305)
.079(2.00)
.103(2.62)
.002(.051)
.008(.203)
.305(7.75)
.320(8.13)
.030(0.76)
.050(1.27)
Dimensions in inches and (millimeters)
FEATURES
Plastic package has Underwriters Laboratory
Flammability Classification 94V-0
For surface mount applications
Low profile package
Built-in strain relief
Metal to silicon rectifier, majority carrier conduction
Low power loss, high efficiency
High surge capability
For use in low voltage high frequency inverters, free wheeling.
and polarity protection applications
High temperature soldering 260
o
C/10 seconds at terminsls
MECHANICAL DATA
Case JEDEC DO-214AB molded plastic
Terminals Solder plated, solderable per
MIL-STD-750, Method 2026
Polarity Color band denotes positive end (cathode)
Standard Package 16mm tape (EIA STD EIA-481)
Weight 0.007 ounce, 0.21gram
MAXIMUM RATIXGS AND ELECTRICAL CHARACTERISTICS
Ratings at 25
o
C ambient temperature unless otherwise specified
Resistive or inductive load
SYMBOL
Maximum Repetitive Peak Reverse Voltage
Maximum RMS Voltage
Maximum DC Blocking Voltage
Maximum Average Forward Rectified Current at T
L
(See Figure 1)
Peak Forward Surge Current 8.3ms Single Half Sine-Wave
Superimposed on Rated Load (JEDEC Method)
Maximum Instantaneous Forward Voltage at 3.0A (Note 1)
Maximum DC Reverse Current (NOTE 1) T
A
=25
0
C
at Rated DC Blocking Voltage T
A
=100
0
C
Maximum Thermal Resistance (NOTE 2)
Operating at Storag Temprature Range T
J
Storage Temperature Range
R
R
V
RRM
V
RMS
V
DC
I
(AV)
SK32C
SK33C
SK34C
SK35C
SK36C
SK38C
SK39C
SK310C
UNITS
Volts
Volts
Volts
Amps
20
14
20
30
21
30
40
28
40
50
35
50
3.0
60
42
60
80
56
80
90
63
90
100
70
100
I
FSM
V
F
I
R
JA
JL
100
0.5
0.75
0.5
20
17
55
0.85
Amps
Volts
mA
0
C/W
0
T
J
T
STG
-55 to +150
-55 to +150
C
C
0
NOTES
1. Pulse test with pw=300 S, 2% duty cycle
2. Mounted on P
.C.B with 14mm
2
(0.13mm thick) copper pad areas
www.paceleader.tw
1
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
