531AB110M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AB110M000DGR

531AB110M000DGR: DescriptionLVPECL Output Clock Oscillator, 110MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB110M000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	531AB110M000DGR	-	-	View	Buy Now

531AB110M000DGR Overview

LVPECL Output Clock Oscillator, 110MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB110M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	compliant
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	110 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

KBC-Ⅱ type programmable power circuit

Half-wave capacitor step-down rectifier circuit b

Complete set of car radio equipment audio power amplifier 01

HCPL2530/HCPL2531 optical coupler/optical isolator circuit - schematic diagram

Dual output DC-DC converter

Optoelectronic logic circuit

MTK SMS development details (VI): MTK SMS Development Detailed Explanation (VI) 3.3, [Read] SMS Press the [Read] button on the idle screen to request the SMS content from the bottom layer. After reading the SMS content, press the [Bac...; shuhaikeji DSP and ARM Processors

How to solve the problem that the AD14 localization menu is invalid?: I installed AD14 on my laptop, but when I select the Chinese menu, every time I check the box and exit and restart the software, the menu is still in English and the checked box is still blank. How ca...; hujj PCB Design

There is a problem with upgrading the latest wince BSP version of S5pv210. The system fails to start when loading uart1/uart2/uart3!: HSMMC_PS:GetProfileName - Profile = HSMMC, length = 12 DMSG: DrvWAITInitialize [I2C:I] I2C Channel 1 is open [I2C:I] I2C Channel 2 is open [I2C:I] I2C Channel 3 is open [CMM_Init] VirAddrDram_0 : 0xad...; Wince.Android Embedded System

BLDC Motor Control Algorithm - FOC Brief Introduction: I recently completed a brushless DC motor speed control project. I consulted various blogs and papers written by experts. Here I will only make a small summary; FOC (Field Oriented Control) is a mathe...; 电机知多少 Motor Drive Control（Motor Control）

PyPortal weather and clock display: PyPortal Pynt clock/weather display using CircuitPython, with RTC and NTP automatic time synchronization support.https://github.com/imekon/weather-clock...; dcexpert MicroPython Open Source section

Spring is here, come and recharge your batteries at myTI!: [size=3][/size] [size=3][color=#000][font=微软雅黑, Arial,]myTI is constantly working hard to provide customers with more comprehensive support and more timely communication. What good things have you bro...; eric_wang TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components