EEWORLDEEWORLDEEWORLD

Part Number

Search

531BA1011M00DGR

Description
LVDS Output Clock Oscillator, 1011MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531BA1011M00DGR Overview

LVDS Output Clock Oscillator, 1011MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BA1011M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1011 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Please help, does anyone have a picture of the A3977 stepper driver board?
As the title says, I'm looking for a picture of the A3977 stepper driver board. If any forum member has one, please share it with me. Thank you very much!...
leekuip DIY/Open Source Hardware
[Help] How to write a ucos interrupt program?
I would like to ask you experts, my interrupt program is quite long, and it only calls two functions, OSIntEnter() and OSIntExit(),but it cannot run normally. If I modify the interrupt program to simp...
zhang67766 Microcontroller MCU
Intel Galileo Development Board - Industrial Grade SBS Board - Replace with something with a screen, preferably for program development (out now)
[color=rgb(69, 69, 69)][font=微软雅黑, 黑体, 宋体][size=20px][b]Change to something with a screen, like a mini computer or something, or a domestic 8-inch, win8 tablet or something will do, :)[/b][/size][/fon...
kejoy Buy&Sell
The process of WEBENCH design + the process of wide voltage AC input 12V0.2A output circuit design
The factory bought a batch of power supplies without dimming function. In order to achieve dimming, an independent power supply dimming module must be designed. The module requires a wide voltage AC p...
游乐场 Analogue and Mixed Signal
Tooflat's sfilter issue is here to trouble you again!
I am a beginner in filter driver transparent encryption and decryption development. I have learned the source code of tooflat and successfully compiled it with ifs kit. After installing it and restart...
wangp6582 Embedded System
Batch generated warnings, please give me some advice! ! ! ! ! ! ! ! !
modulestate(rst,clk,bale,iow,la,ld,dout,ad);inputrst;inputclk;inputbale;inputiow;input[3:0]la;input[7:0]ld;output[7:0]dout;output[7:0]ad;reg[7:0]dout;reg[7:0]ad;parameterst0=4'b0001,st1=4'b0010,st2=4'...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 838  940  1309  1873  773  17  19  27  38  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号