530SB1105M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530SB1105M00DGR

530SB1105M00DGR: DescriptionLVDS Output Clock Oscillator, 1105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB1105M00DGR Overview

LVDS Output Clock Oscillator, 1105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB1105M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1105 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Fluorescent lamp electronic ballast circuit 10

Five-segment spectrum display circuit

Line controlled three-way music light controller

The three-phase asynchronous motor is converted into a single-phase forward and reverse asynchronous motor

Quartz Crystal Temperature/Frequency Circuit

875p computer motherboard circuit diagram_082

Understanding the FSM Finite State Machine of LSM6DSOX -- Introduction to State Machine Instructions, with Chinese Instruction Set: [i=s]This post was last edited by justd0 on 2020-4-23 00:06[/i]In the article LSM6DSOX Unboxing and Experience "Port not opennot supported" Problem Solving, I shared the process of trying to use the L...; justd0 ST MEMS Sensor Creative Design Competition

Show the design plan + DIY expansion board, WAV playback.: (Note: The camera is not very good, and it was taken at night, so the effect is very poor, please don't criticize:congratulate:) In fact, there is nothing substantial on this expansion board. The main...; lcofjp stm32/stm8

Willful DIY - Naked technical life: stripping off the clothes of SMTP: [font=Arial][color=#333333] Before writing this post, I published a post discussing SMTP implementation, and the feedback from everyone was quite enthusiastic. Today, let's talk about what SMTP is. [/...; wateras1 RF/Wirelessly

Does anyone have the version of IAR for MSP430 5.6 or 6.1?: As shown in the picture, IAR official website only has version 6.2, and I can't crack it no matter how I try. If anyone has version 5.6 or 6.1 and how to crack it, can you send me a copy? Email: [emai...; heedle Microcontroller MCU

Test-driven development: the foundation of XP, agile methods: Without saying too much, testing, especially automatic testing, is of great significance for efficient software creation. How to build a test? Java has junit, and C is not far behind. C has Unity, and...; 辛昕 Programming Basics

Electronic watchdog: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:03[/i] As shown in the figure is the electronic watchdog circuit. It has the ability of an ordinary dog to guard the door. Whenever som...; 探路者 Mobile and portable

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components