531SA1048M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531SA1048M00DGR

531SA1048M00DGR: DescriptionLVDS Output Clock Oscillator, 1048MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SA1048M00DGR Overview

LVDS Output Clock Oscillator, 1048MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA1048M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1048 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Basic circuit diagram of improved ZCT PWM converter

Repeating timing circuit composed of PUT lamp

toy doll circuit

5MHZ clock signal generator

Narrow pulse generator (Figure 1.5) circuit

Using LM386 as a single chip radio

I am a novice learning control (weak current controls strong current), but I don’t know where to start. Should I choose TSM320F28335+CCS6+XDS100_v3?: As the title says, I am a novice and have learned 16-bit MSP430. I figured out how to get started with DSP by myself. [color=#ff0000]Choose TSM320F28335+CCS6+XDS100_v3?[/color][color=#ff0000]Bias: Sen...; 力由 Microcontroller MCU

What are the technical parameters of 'SSH11N90': What are the technical parameters of the switch MOS tube model 'SSH11N90'? Does anyone know?...; 茄子 Integrated technical exchanges

The problems encountered when learning DSP assembly for the first time are very simple. Just be a hero and help others!: 1. What is the difference between subtraction with borrow and subtraction without borrow? How to subtract without borrow? What is 0 minus 1 equal to? 2. The concept of overflow 3. STM #88H, AR0LD #100...; cabone DSP and ARM Processors

Looking for TI-OMAP-L137 users to come and discuss~~~: I have just taken over OMAPL137, and there are many issues that need to be discussed with friends, such as the communication between DSP and ARM, and the various simulations of DSP and ARM. You can di...; tintin0103 DSP and ARM Processors

[Based on KW41Z Intelligent Parking Management System] Fourth Post: Knowledge Reserve of Embedded Development Software Compilation: [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]陌路绝途[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indic...; 陌路绝途 NXP MCU

Definition of various data types in TI DSP: The Hungarian notation in DSP/BIOS is:　 Sm means 8-bit type;Md means 16-bit type;Lg means 32-bit type;Int means signed integer;　 Uns means unsigned type;Bits means bit-based calculation type;...; 灞波儿奔 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components