ZPSD412A2V-C-20L datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> ZPSD412A2V-C-20L

ZPSD412A2V-C-20L: DescriptionLow Cost Field Programmable Microcontroller Peripherals; CategoryThe embedded processor and controller Microcontrollers and processors; File Size664KB，123 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Parametric View All

ZPSD412A2V-C-20L Overview

Low Cost Field Programmable Microcontroller Peripherals

ZPSD412A2V-C-20L Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	STMicroelectronics
Parts packaging code	LCC
package instruction	WINDOWED, CERAMIC, LCC-68
Contacts	68
Reach Compliance Code	_compli
ECCN code	EAR99
Maximum access time	2e-7 ns
JESD-30 code	S-CQCC-J68
JESD-609 code	e0
length	24.105 mm
Number of I/O lines	40
Number of ports	5
Number of terminals	68
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	WQCCJ
Encapsulate equivalent code	LDCC68,1.0SQ
Package shape	SQUARE
Package form	CHIP CARRIER, WINDOW
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3 V
Certification status	Not Qualified
ROM size (bits)	524288 Bits
Maximum seat height	4.57 mm
Maximum standby current	0.000005 A
Maximum supply voltage	5.5 V
Minimum supply voltage	2.7 V
Nominal supply voltage	3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
UV erasable	Y
width	24.105 mm
uPs/uCs/peripheral integrated circuit type	PARALLEL IO PORT, GENERAL PURPOSE

Preview

Download Datasheet

View All

PSD4XX

ZPSD4XX

Low Cost Field Programmable Microcontroller Peripherals

NOT FOR NEW DESIGN

FEATURES SUMMARY

Single Supply Voltage:

– 5 V±10% for PSD4XX

– 2.7 to 5.5 V for PSD4XX-V

Figure 1. Packages

Up to 1 Mbit of UV EPROM

Up to 16 Kbit SRAM

Input Latches

Programmable I/O ports

Page Logic

Programmable Security

PLDCC68 (J)

CLDCC68 (L)

TQFP68 (U)

January 2002

This is information on a product still in production but not recommended for new designs.

1/3

PSD4XX Family

PSD4XX/ZPSD4XX

Field-Programmable Microcontroller Peripherals

Table of Contents

Introduction ...........................................................................................................................................................1

Key Features ........................................................................................................................................................2

Notation ................................................................................................................................................................3

Zero-Power Background .......................................................................................................................................3

Integrated Power Management

Operation ........................................................................................................5

Design Flow ..........................................................................................................................................................6

PSD4XX Family ....................................................................................................................................................7

Table 2. PSD4XX Pin Descriptions......................................................................................................................8

The PSD4XX Architecture ..................................................................................................................................10

9.1 The ZPLD Block..........................................................................................................................................10

9.1.1 The PSD4XXA1 ZPLD Block............................................................................................................10

9.1.1.1 The DPLD ..........................................................................................................................12

9.1.1.2 The GPLD ..........................................................................................................................13

9.1.1.3 TPA Macrocell Structure ...................................................................................................13

9.1.1.4 Port B Macrocell Structure .................................................................................................17

9.1.1.5 The ZPLD Power Management..........................................................................................18

9.1.2 The PSD4XXA2 ZPLD Block............................................................................................................22

9.1.2.1 The DPLD ..........................................................................................................................24

9.1.2.2 The GPLD ..........................................................................................................................26

9.1.2.3 Port A Macrocell Structure .................................................................................................26

9.1.2.4 Port B Macrocell Structure .................................................................................................30

9.1.2.5 Port E Macrocell Structure .................................................................................................33

9.1.2.6 The ZPLD Power Management..........................................................................................34

9.2 Bus Interface...............................................................................................................................................37

9.2.1 Bus Interface Configuration ..............................................................................................................37

9.2.2 PSD4XX Interface to a Multiplexed Bus ...........................................................................................38

9.2.3 PSD4XX Interface to Non-Multiplexed Bus ......................................................................................38

9.2.4 Data Byte Enable..............................................................................................................................42

9.2.5 Optional Features .............................................................................................................................43

9.2.6 Bus Interface Examples....................................................................................................................43

9.3 I/O Ports......................................................................................................................................................48

9.3.1 Standard MCU I/O ............................................................................................................................48

9.3.2 PLD I/O ...........................................................................................................................................48

9.3.3 Address Out......................................................................................................................................49

9.3.4 Address In ........................................................................................................................................49

9.3.5 Data Port ..........................................................................................................................................49

9.3.6 Alternate Function In ........................................................................................................................49

9.3.7 Peripheral I/O ...................................................................................................................................50

9.3.8 Open Drain Outputs..........................................................................................................................50

9.3.9 Port Registers...................................................................................................................................51

9.3.10 Port A – Functionality and Structure.................................................................................................54

9.3.11 Port B – Functionality and Structure.................................................................................................54

9.3.12 Port C and Port D – Functionality and Structure ..............................................................................57

9.3.13 Port E – Functionality and Structure.................................................................................................57

9.4 Memory Block .............................................................................................................................................61

9.4.1 EPROM ............................................................................................................................................61

9.4.2 SRAM ...............................................................................................................................................61

PSD4XX Family

PSD4XX/ZPSD4XX

Field-Programmable Microcontroller Peripherals

Table of Contents

(cont.)

10.0

11.0

12.0

13.0

14.0

15.0

16.0

17.0

18.0

19.0

20.0

9.4.3 Memory Select Map..........................................................................................................................61

9.4.4 Memory Select Map for 8031 Application.........................................................................................62

9.4.5 Peripheral I/O ...................................................................................................................................65

9.5 Power Management Unit ............................................................................................................................67

9.5.1 Standby Mode ..................................................................................................................................67

9.5.2 Other Power Saving Options ............................................................................................................70

Page Register .....................................................................................................................................................72

Security Protection..............................................................................................................................................72

System Configuration .........................................................................................................................................73

12.1 Reset Input ..............................................................................................................................................76

12.2 ZPLD and Memory During Reset.............................................................................................................76

12.3 Register Values During and After Reset..................................................................................................76

12.4 ZPLD Macrocell Initialization ...................................................................................................................76

Specifications......................................................................................................................................................77

13.1 Absolute Maximum Ratings .....................................................................................................................77

13.2 Operating Range .....................................................................................................................................77

13.3 Recommended Operating Conditions......................................................................................................77

13.4 AC/DC Parameters ..................................................................................................................................78

13.5 Example of ZPSD4XX Typical Power Calculation at V

= 5.0 V...........................................................80

13.6 DC Characteristics (5 V ± 10% versions) ................................................................................................81

13.7 AC/DC Parameters – ZPLD Timing Parameters .....................................................................................82

13.8 Microcontroller Interface – AC/DC Parameters .......................................................................................84

13.9 DC Characteristics (ZPSD4XXV Versions) (3.0 V ± 10% versions) ........................................................88

13.10 AC/DC Parameters – ZPLD Timing Parameters (3.0 V ± 10% versions)................................................89

13.11 Microcontroller Interface – AC/DC Parameters (3.0 V± 10% versions)...................................................91

Timing Diagrams.................................................................................................................................................95

Pin Capacitance................................................................................................................................................102

AC Testing ........................................................................................................................................................102

Erasure and Programming................................................................................................................................102

PSD4XX Pin Assignments ................................................................................................................................103

Package Information.........................................................................................................................................105

PSD4XX Product Ordering Information ............................................................................................................110

20.1 PSD4XX Family – Selector Guide .........................................................................................................110

20.2 Part Number Construction .....................................................................................................................111

20.3 Ordering Information..............................................................................................................................111

Recommended Resources

AC-SSR application circuit d

Chicken house automatic fill light circuit

High power oscillator circuit with small distortion

Radio and hearing aid dual-purpose machine 02

Water tower water level control circuit

Telephone line theft protection alarm device circuit diagram

DSP Program Structure Programming Notes: If the program can be written to adapt to the structure of the DSP to a certain extent, the optimization function of the C compiler can greatly improve the performance of the algorithm on the basis of...; Aguilera DSP and ARM Processors

splce20: vs2005 wm5.0 installed sqlce20.ppc.wce5.armv4i.cab and sqlce20.dev.ppc.wce5.armv4i.cab in the simulator. When viewing the **.sdf file, the following error pops up: Error: 0x80004005 E_FAIL Nativ Error...; laker28 Embedded System

400 Examples of Practical New Electronic Design PDF: ...; Jackwin Integrated technical exchanges

[MSP430 compiler usage experience] Using CCS again - follow-up: [i=s]This post was last edited by xiaofeng916636 on 2014-8-17 23:19[/i] Since the previous post was posted a long time ago, it cannot be edited again. I haven't used CCS for a long time. The last time...; 啸风916636 Microcontroller MCU

IIR filter zero-phase digital filtering and its application: IIR filter zero-phase digital filtering and its applicationAuthor's name: Fan Xinhai, An Gang, Zhang Chuanqing Journal: Foreign Electronic Measurement Technology Issue: 2005 Issue 8Abstract: This pape...; fighting Analog electronics

How to calculate the voltage spike generated by the primary leakage inductance Lp?: [color=#000][font=Tahoma, Helvetica, sans-serif]How to calculate the voltage spike generated by the primary leakage inductance Lp? Some information says = leakage inductance Lp divided by Coss and the...; xiefei Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components