EEWORLDEEWORLDEEWORLD

Part Number

Search

SEL3934AA-FREQ

Description
PECL Output Clock Oscillator, 19.44MHz Min, 200MHz Max,
CategoryPassive components    oscillator   
File Size1MB,2 Pages
ManufacturerDiodes
Websitehttp://www.diodes.com/
Download Datasheet Parametric View All

SEL3934AA-FREQ Overview

PECL Output Clock Oscillator, 19.44MHz Min, 200MHz Max,

SEL3934AA-FREQ Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerDiodes
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresBULK
maximum descent time0.55 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee0
Manufacturer's serial numberSEL39
Installation featuresSURFACE MOUNT
Maximum operating frequency200 MHz
Minimum operating frequency19.44 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typePECL
Output load50 OHM
physical size14mm x 9mm x 5.7mm
longest rise time0.55 ns
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceTin/Lead (Sn/Pb)
SaRonix
Crystal Clock Oscillator
Technical Data
Frequency Range:
Frequency Stability:
19.44 MHz to 200 MHz
±20, ±25, ±50 or ±100 ppm over all conditions: calibration tolerance,
operating temperature, rated input (supply) voltage, load, *aging,
shock and vibration.
30 days (guaranteed long-term aging available)
0 to +70°C or -40 to +85°C
-55 to +125°C
+3.3V ±5% PECL
60mA typ (70mA max) terminated as specified
3.3V, PECL, FR4
SEL393x Series
*Aging:
Temperature Range:
Operating:
Storage:
Supply Voltage (V
CC
):
Supply Current:
Output Drive:
ACTUAL SIZE
Description
An FR4 SMD, LVPECL crystal oscilla-
tor for 3.3Volt operation. This oscillator
features a wide array of pad connection
options (see part number builder), tight
stability and excellent jitter performance.
Applications & Features
SONET/SDH/DWDM
ATM
Fibre Channel
Gigabit Ethernet and 10GigE routers &
switches
3.3V PECL (LVPECL) capability
Frequency range from 19.44 to 200MHz
Economical and rugged FR4 package
Designed for standard reflow and wash-
ing techniques
Available on tape & reel; 16mm tape,
500pcs per reel
Replaces more costly SEL36/SEL37
series with comparable layout and per-
formance
See SEL481x Series for frequencies
≥200MHz
See SEL381x Series for smaller ceram-
ic 5x7mm package designed for optical
NICs
See SDS3811 Series for smaller ceram-
ic 5x7mm package designed for optical
NICs with new LVDS capability
Symmetry:
45/55% max @ V
BB
or Complementary Outputs Crossing
Rise & Fall Times:
350ps typ, 550ps max, 20% to 80% of waveform
Logic 0:
V
CC
-1.595V (-40 to 85°C )
Logic 1:
V
CC
-1.02V (0 to +70°C), V
CC
-1.08V (-40 to 85°C)
Load:
50Ω to V
CC
-2V (output requires termination)
RMS Period Jitter:
5ps (1-sigma) max, accumulated jitter in 20,000 adjacent periods
RMS Phase Jitter:
1ps (1-sigma) max, phase jitter in 12kHz to 40MHz Freq. Band
Total Jitter:
30ps peak-to-peak max total jitter in 100,000 periods
Output Enable/Disable (n/a for SEL3930):
Output Enable Voltage:
V
CC
-1.475V or open
Disable Voltage:
V
CC
-1.165V (Q output disabled to a fixed level of Logic 0)
Mechanical:
Shock:
Solderability:
Terminal Strength:
Vibration:
Resistance to Soldering Heat:
Solvent Resistance:
Environmental:
Thermal Shock:
Moisture Resistance:
Part Numbering Guide
MIL-STD-883,
MIL-STD-883,
MIL-STD-883,
MIL-STD-883,
MIL-STD-202,
MIL-STD-202,
Method 2002, Condition B
Method 2003
Method 2004, Condition D
Method 2007, Condition A
Method 210, Condition I or J
Method 215
MIL-STD-883, Method 1011, Condition A
MIL-STD-833, Method 1004
SEL39 3 0 B - 155.5200 (T)
Series
SaRonix, LVPECL FR4SO20
+3.3V PECL
Packing Method
(T) = Tape & Reel
full reel increments only
Blank = Bulk
Frequency
Connection Options
Pad: 1 / 2 / 3 / 4 / 5 / 6 /
0 =
OUT
1 =
EN
2 =
OUT EN
V
EE
OUT
V
EE
OUT
V
CC
V
CC
Stability
AA = ±20 ppm, 0 to +70°C
A = ±25 ppm, 0 to +70°C
B = ±50 ppm, 0 to +70°C
E = ±50 ppm, -40 to +85°C
F = ±100 ppm, -40 to +85°C
V
EE
OUT N/C V
CC
V
CC
3 =
OUT N/C V
EE
OUT EN
4 =
EN N/C
5 =
N/C EN
V
EE
OUT OUT V
CC
V
EE
OUT OUT V
CC
DS-227
REV B
SaRonix
www.pericom.com/saronix
As shown in the figure, when NMOS is turned on, why can it control the CP signal, that is, control the switch of the triode? CP signal...
[i=s]This post was last edited by angus118 on 2017-2-28 15:17[/i] Thanks for your help...
angus118 Analog electronics
IIC address problem
In a project of our company, W78E52 transmits data to W78E58. W78E52 uses P3^2 and P3^3 to send, and W78E58 uses P2^0 and P2^1 to receive. I want to ask how it is transmitted, IIC? How do I know the a...
lenggu Embedded System
2005 National Electronics Competition Works Collection with Source Code
[i=s] This post was last edited by paulhyde on 2014-9-15 09:08 [/i] 2005 National Electronics Competition Works Collection with Source Code (Lingyang MCU) Hope it will be helpful to you...
wgypan Electronics Design Contest
Some classic CC++ program source code
These are some classic C or C++ program source codes. I hope they will be helpful for your study....
chq2009 FPGA/CPLD
TI2000 series DSP development and application [Video]
:lol Upload a short video TI2000 series DSP development application [Video]...
guhu357 Microcontroller MCU
Has anyone used a sonar sensor?
From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581)...
All Blue Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2469  366  646  1813  2321  50  8  13  37  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号