EEWORLDEEWORLDEEWORLD

Part Number

Search

MC74HC4053ADTR2G

Description
TRIPLE 2-CHANNEL, SGL POLE DOUBLE THROW SWITCH, PDSO16, HALOGEN FREE AND ROHS COMPLIANT, TSSOP-16
CategoryAnalog mixed-signal IC    The signal circuit   
File Size916KB,18 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Environmental Compliance  
Download Datasheet Parametric View All

MC74HC4053ADTR2G Online Shopping

Suppliers Part Number Price MOQ In stock  
MC74HC4053ADTR2G - - View Buy Now

MC74HC4053ADTR2G Overview

TRIPLE 2-CHANNEL, SGL POLE DOUBLE THROW SWITCH, PDSO16, HALOGEN FREE AND ROHS COMPLIANT, TSSOP-16

MC74HC4053ADTR2G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerRochester Electronics
Parts packaging codeTSSOP
package instructionTSSOP,
Contacts16
Reach Compliance Codeunknown
Analog Integrated Circuits - Other TypesSPDT
JESD-30 codeR-PDSO-G16
JESD-609 codee4
length5 mm
Humidity sensitivity levelNOT SPECIFIED
Maximum negative supply voltage (Vsup)-6 V
Negative supply voltage minimum (Vsup)
Nominal Negative Supply Voltage (Vsup)-4.5 V
Number of channels2
Number of functions3
Number of terminals16
Nominal off-state isolation50 dB
On-state resistance matching specifications12 Ω
Maximum on-state resistance (Ron)80 Ω
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Certification statusCOMMERCIAL
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)4.5 V
surface mountYES
Maximum disconnect time160 ns
Maximum connection time245 ns
technologyCMOS
Temperature levelMILITARY
Terminal surfaceNICKEL PALLADIUM GOLD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width4.4 mm
D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
Pulse FPGA
Generate 30MHz 20-40% duty cycle pulse waveform? Project outsourcing...
iVenture FPGA/CPLD
I'm going to be a father at the end of the year, please bless me
We got married at the end of last year. My wife has been pregnant for more than a month now. I calculated that the baby will be born at the end of November. I have been busy with work recently, and I ...
gaoyang9992006 Talking
Requesting installation package of IAR for 8051 V8.30
IAR for 8051 V8.30 installation package (not cracked package), please help me......
doubleword MCU
Allegro photo-painting file output
Here are some tips on how to generate light-drawing files in the Cadence plate-making tutorial Allegro. You can refer to it. [url=https://download.eeworld.com.cn/download/%E6%9D%A5%E8%87%AA%E6%98%9F%E...
快羊加鞭 Download Centre
Received the prize for the essay contest
It took nearly 5 days for the express to deliver, and today I finally received the prize for the essay contest. Except for the slow delivery, the speaker is still very powerful and better than expecte...
sjl2001 51mcu
Learning simulation + reading notes of "Operational Amplifier Noise Optimization Handbook" (Part 4)
[i=s]This post was last edited by dontium on 2015-1-23 11:23[/i] [align=left]The chapter on noise measurement introduction reading notebook mainly explains the instrument measurement of noise. Commonl...
一潭清水 Analogue and Mixed Signal

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2097  1939  322  9  999  43  40  7  1  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号