531FC757M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FC757M000DGR

531FC757M000DGR: DescriptionLVDS Output Clock Oscillator, 757MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FC757M000DGR Overview

LVDS Output Clock Oscillator, 757MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC757M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	757 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Combination of source ground and emitter follower

Dynamically biased high-fidelity power amplifier circuit (b)

acceleration circuit

Basic connection diagram for bridge sensor and XTR104

SXTY three-phase AC voltage regulation (closed loop) trigger board circuit

Pinout diagram of MAX846A

Send a picture and program of battery 2-point voltage monitoring protection.: Use PIC12F683 microcontroller for monitoring and management. Two voltage points are set internally. The values of high and low voltage points can be set by serial port software. The hysteresis coeffic...; mon51 Microchip MCU

Analysis of EOS Problems of BGA Package Parts: I would like to ask you, how to confirm whether BGA parts are EOS? Take Broadcom parts as an example. ESD protection has been done during use, but it will still be judged as EOS by BCM analysis. Is th...; yuan.wang Discrete Device

Tetris running on 51!: [b][url=http://www.okarm.com/bbs/UploadFile/2006-9/20069220553477870.jpg][img]http://www.okarm.com/bbs/UploadFile/2006-9/20069220553477870.jpg[/img][/url][/b][url=http://www.okarm.com/bbs/UploadFile/2...; 黑衣人 51mcu

About the problem of specifying register group in C51 interrupt program: In the interrupt program of C51, you can use using to specify the register group to make the interrupt program faster. Using 1 The interrupt program uses register group 1. The default register group u...; eaglet_121 Embedded System

Newbie, looking for advice: I want to learn Zigbee recently, but it's hard to find information. Can anyone give me some practical information, preferably from entry level to mastery? If you have any, please send it to my email [...; caoqing577 RF/Wirelessly

When calling testbench, a problem occurs: Top-level design entity is undefined?: I have set the top-level file , and the project name and the top-level file name are actually the same, but why is it still not working, even for the mini- programs ? Please help me , I remember that ...; eeleader-mcu FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components