EEWORLDEEWORLDEEWORLD

Part Number

Search

530AC855M000DGR

Description
LVPECL Output Clock Oscillator, 855MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AC855M000DGR Overview

LVPECL Output Clock Oscillator, 855MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AC855M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency855 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Tell us about the development board you most want to DIY?
Please tell us about the development board you most want to DIY (multiple choices are allowed). We will then work with friends in the forum to organize a series of activities based on the results of t...
soso MCU
Free evaluation | Ateli AT-START-F403A helps you explore and discover ARM Cortex-M4F with FPU core
Development board for this activity: AT-START-F403A From: Arteli Technology (Chongqing) Co., Ltd.Number of development boards: 10AT-START-F403AAT-START-F403A helps you explore the high performance fea...
okhxyyo Domestic Chip Exchange
Recommendations for making RF broadband amplifiers
[i=s] This post was last edited by paulhyde on 2014-9-15 03:18 [/i] First, when using transistors as amplifier circuits, the cutoff frequency is generally required to be more than 10 times the frequen...
longhaozheng Electronics Design Contest
How to configure the input and output of a GPIO in the TMS320C6000 series DSP?
1) Enable the general purpose input and output port peripheral (GPIO). // Enable the GPIO module (the corresponding peripheral module can also be enabled in BootLoader) PSCModuleControl(SOC_PSC_1_REGS...
Jacktang DSP and ARM Processors
Set 0xAA at SBUF, and return to switch(a), and cannot enter switch(a).
while(1) { if(RI) { RI = 0; a = SBUF; switch(a) { case 0xAA; .......... case 0xBB .......... } } } During simulation, I open the serial channel and set 0xAA at SBUF. When it reaches switch(a), it retu...
wy11104215 Embedded System
Working conditions and working characteristics of switching power supply
Working conditions of switching power supply:   1. Switch: Power electronic devices work in a switching state rather than a linear state   2. High frequency: Power electronic devices operate at high f...
唯小样 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1034  2493  727  2365  1954  21  51  15  48  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号