531HB754M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531HB754M000DGR

531HB754M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 754MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531HB754M000DGR Overview

CMOS/TTL Output Clock Oscillator, 754MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HB754M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	754 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Use NE555 to make push-button delay energy-saving lamps (3)

Lighting lamp power outage self-locking switch circuit

TDA2007 power amplifier circuit diagram

Parallel BCD code addition circuit

TDA2270 power amplifier circuit

Computer motherboard circuit diagram 440LX_18

MSP430F149-SHT15 sensor routine (call at any time, with comments): [size=4]MSP430F149-SHT15 sensor routine (call at any time, with comments)[/size] [size=4][/size]...; Jacktang Microcontroller MCU

Help, IAR FOR 430 defined variables are modified: I defined a variable in a file with an initial value of 130, declared it as an extern variable in a header file, included the header file in another file, and then displayed the variable. I found that...; 175924605 Microcontroller MCU

Why is the serial port sending data incorrect?: When only one data is sent, the data is correct, but when the data is sent continuously in the query mode, the data is wrong. Moreover, when judging whether the data end code is received, the query mo...; wuaiabab MCU

Getting a task done in another clock domain: If the clkA domain has a task that needs to be completed in the clkB domain, you can use the following design. [img]http://www.fpga4fun.com/images/CrossClockDomain.task.gif[/img] Here's one way to do ...; eeleader FPGA/CPLD

The latest embedded design textbook published in 2008, share the first two: Just got a new book, published in 2008...; besk Embedded System

Understanding and judging transistor saturation and deep saturation states: [size=4]Summary of transistor saturation problems: [/size] [size=4] [/size] [size=4]1. In actual work, Ib*β=V/R is often used as a condition for judging critical saturation. The Ib value calculated ba...; Aguilera Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components