531EA80M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531EA80M0000DG

531EA80M0000DG: DescriptionLVPECL Output Clock Oscillator, 80MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EA80M0000DG Overview

LVPECL Output Clock Oscillator, 80MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA80M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	80 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Working principle diagram and application diagram of silicon controlled thyristor

A crystal controlled local oscillator circuit diagram

Simple light-controlled pulse counter circuit

Pulse width modulator circuit (1)

Wanhe WD237, WES237 computerized microwave oven circuit diagram

RC bridge oscillation circuit with amplitude stabilization link

The relationship between capacitors and sound: The capacitor (C) forms an LC network (NETWORK) with the inductor (L) on the sound circuit for the frequency division circuit - the output integrated signal of the power amplifier (POWER AMPLIFIER) pa...; Aguilera Analogue and Mixed Signal

I'm a novice asking a simple question about how to call a driver. Please give me some advice.: I am developing peripheral drivers for Nios 2. The software architecture (HAL) of Nios 2 supports common device models such as character devices and file subsystems. Recently, I analyzed a simple LCD ...; 94179411 MCU

How to solve the motor efficiency and temperature rise problems caused by motor controllers: Regardless of the type of motor controller or inverter, there are varying degrees of harmonic voltage and current during operation, causing the motor to operate under non-sinusoidal voltage and curren...; 卓联微科技 Motor Drive Control（Motor Control）

Getting Started with the MSP432P401R Clock: First is the clock module (CS) of msp432. Personally, I think the most distinctive feature of msp432 should be the combination of ultra-low power consumption and high performance. The clock system of ...; 火辣西米秀 Microcontroller MCU

atmeage168 Chinese information: atmeage8, 48, 88, 168 Chinese information...; dmxyzk Microchip MCU

Fudan Micro MCU product introduction and selection table: Shanghai Fudan Microelectronics Group Co., Ltd. was established in July 1998 and was jointly initiated by the "National Key Laboratory of ASIC and System" of Fudan University and Shanghai Commercial I...; doudou52098 Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components