530DA351M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530DA351M000DG

530DA351M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 351MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DA351M000DG Overview

CMOS/TTL Output Clock Oscillator, 351MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DA351M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	351 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

What is ADAS technology in vehicles?

Micro purple light currency detector circuit diagram

Sub-ultrasonic remote control circuit

TDA1516 two-channel power amplifier

Clock timing circuit schematic diagram

Monostable circuit with long settling time

Crystal oscillator settings when drawing schematics: When drawing a schematic, what is the crystal size based on? For example, I use stm32 f103,...; 魔尊123 stm32/stm8

Question: error: linking files for incompatible targets??: [i=s] This post was last edited by dontium on 2015-1-23 12:43 [/i] I built a project myself, and the compilation of a single file can be passed, but after linking, the following error occurs:[Linking....; 虾段 Analogue and Mixed Signal

PXA270 driver for CF host port: The processor of the development board is PXA270. Now I want to install a CF wireless network card (NETGEAR MA701) on the board. Because the board is made by myself, I need to modify the interface dri...; yilingtang Embedded System

MSP430 MCU power switch sleep and wake-up program: Power switch sleep and wakeup: #include "msp430x42x.h" char TimeCount=0; //Blink timing char BT_IntervalFlag; //Timer interrupt global variable flag void main( void ) { DTCTL=WDTPW+WDTHOLD; //Stop wat...; fish001 Microcontroller MCU

SCI interrupt always can't enter: I spent the whole morning today and found that I couldn't enter the SCI interrupt program. The final solution was to re-read TI's SCI module manual and found that I had not set an enable bit, which ca...; 安_然 Microcontroller MCU

Design and implementation of power measurement module: Design and implementation of power measurement module (Hardware design and implementation of power measurement module) Requirements: Design a module that can measure 8-way power (within 1Kw) with a si...; ffybl27 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components