EEWORLDEEWORLDEEWORLD

Part Number

Search

72V801L20PFG

Description
Bi-Directional FIFO, 256X9, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64
Categorystorage    storage   
File Size166KB,16 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

72V801L20PFG Overview

Bi-Directional FIFO, 256X9, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64

72V801L20PFG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionLQFP, QFP64,.63SQ,32
Contacts64
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time12 ns
Maximum clock frequency (fCLK)50 MHz
period time20 ns
JESD-30 codeS-PQFP-G64
JESD-609 codee3
length14 mm
memory density2304 bit
Memory IC TypeBI-DIRECTIONAL FIFO
memory width9
Humidity sensitivity level3
Number of functions1
Number of terminals64
word count256 words
character code256
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256X9
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP64,.63SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.01 A
Maximum slew rate0.04 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width14 mm
FEATURES:
3.3 VOLT DUAL CMOS SyncFIFO™
DUAL 256 X 9, DUAL 512 X 9,
DUAL 1,024 X 9, DUAL 2,048 X 9,
DUAL 4,096 X 9 , DUAL 8,192 X 9
IDT72V801
IDT72V811
IDT72V821
IDT72V831
IDT72V841
IDT72V851
The IDT72V801 is equivalent to two IDT72V201 256 x 9 FIFOs
The IDT72V811 is equivalent to two IDT72V211 512 x 9 FIFOs
The IDT72V821 is equivalent to two IDT72V221 1,024 x 9 FIFOs
The IDT72V831 is equivalent to two IDT72V231 2,048 x 9 FIFOs
The IDT72V841 is equivalent to two IDT72V241 4,096 x 9 FIFOs
The IDT72V851 is equivalent to two IDT72V251 8,192 x 9 FIFOs
Offers optimal combination of large capacity, high speed,
design flexibility and small footprint
Ideal for prioritization, bidirectional, and width expansion
applications
10 ns read/write cycle time
5V input tolerant
Separate control lines and data lines for each FIFO
Separate Empty, Full, programmable Almost-Empty and
Almost-Full flags for each FIFO
Enable puts output data lines in high-impedance state
Space-saving 64-pin plastic Thin Quad Flat Pack (TQFP/
STQFP)
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
DESCRIPTION:
The IDT72V801/72V811/72V821/72V831/72V841/72V851/72V851 are
dual synchronous (clocked) FIFOs. The device is functionally equivalent to
two IDT72V201/72V211/72V221/72V231/72V241/72V251 FIFOs in a single
package with all associated control, data, and flag lines assigned to separate
pins.
Each of the two FIFOs (designated FIFO A and FIFO B) contained in the
IDT72V801/72V811/72V821/72V831/72V841/72V851 has a 9-bit input data
port (DA0 - DA8, DB0 - DB8) and a 9-bit output data port (QA0 - QA8,
QB0 - QB8). Each input port is controlled by a free-running clock (WCLKA,
WCLKB), and two Write Enable pins (WENA1, WENA2,
WENB1,
WENB2).
Data is written into each of the two arrays on every rising clock edge of the Write
Clock (WCLKA, WCLKB) when the appropriate Write Enable pins are
asserted.
The output port of each FIFO bank is controlled by its associated clock pin
(RCLKA, RCLKB) and two Read Enable pins (RENA1,
RENA2, RENB1,
RENB2).
The Read Clock can be tied to the Write Clock for single clock operation
or the two clocks can run asynchronous of one another for dual clock operation.
An Output Enable pin (OEA,
OEB)
is provided on the read port of each FIFO
for three-state output control.
Each of the two FIFOs has two fixed flags, Empty (EFA,
EFB)
and Full (FFA,
FFB).
Two programmable flags, Almost-Empty (PAEA,
PAEB)
and Almost-Full
(PAFA,
PAFB),
are provided for each FIFO bank to improve memory utilization.
If not programmed, the programmable flags default to Empty+7 for
PAEA
and
PAEB,
and Full-7 for
PAFA
and
PAFB.
The IDT72V801/72V811/72V821/72V831/72V841/72V851 architecture
lends itself to many flexible configurations such as:
• 2-level priority data buffering
• Bidirectional operation
• Width expansion
• Depth expansion
This FIFO is fabricated using IDT's high-performance submicron CMOS
technology.
FUNCTIONAL BLOCK DIAGRAM
WCLKB
EFA
PAEA
WENB1
PAFA
LDA
WENB2
FFA
OFFSET REGISTER
FLAG
LOGIC
RAM ARRAY
256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9, 8,192 x 9
WRITE CONTROL
LOGIC
RAM ARRAY
256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9, 8,192 x 9
WCLKA
WENA1
WENA2
DA
0
- DA
8
DB
0
- DB
8
LDB
INPUT REGISTER
WRITE CONTROL
LOGIC
INPUT REGISTER
OFFSET REGISTER
FLAG
LOGIC
EFB
PAEB
PAFB
FFB
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RESET LOGIC
OUTPUT REGISTER
RSA
OEA
QA
0
- QA
8
RCLKA
RENA1
RENA2
RSB
OEB
QB
0
- QB
8
RCLKB
RENB1
RENB2
4093 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The TeraSync FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
OCTOBER 2008
DSC-4093/4
©2008
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
GD32L233C-START Development Board Study Notes (IV)
GD32L233C-START Development Board Study Notes ( IV ) GD32L23C-START development board demo example Open GD’s routine and you will feel a sense of familiarity. int main(void) { systick_config();//Confi...
wxd123com GD32 MCU
Developing the most streamlined bootloader step by step
[October 17] Step by step to develop the most concise bootloader Topic: Step by step to develop the most concise bootloader Organizer: MaxWit Devil Training Camp, g-bios Open Source Community Speaker:...
kerrigan Embedded System
[Help] stm32 restaurant service robot remote control, please help
[font=微软雅黑][size=5]I am going to make a remote control robot, which will be used in restaurant services. There are four paths corresponding to four tables, which will be completed by the robot followi...
鱼卡日 Robotics Development
How useful is an LED light broom?
[i=s]This post was last edited by qwqwqw2088 on 2014-6-19 10:45[/i] [color=#666666]Edited by Gao The LED light broom designed by Yuan and others is equipped with an LED light, batteries, circuits and ...
qwqwqw2088 LED Zone
Bluetooth Widcomm based controls
Does anyone have any good Bluetooth controls that can search, pair and transmit? Good and stable, and can be purchased with cash. You can also send your answers to my email address wind_heart@21cn.com...
liufan Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1992  2171  98  1562  2787  41  44  2  32  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号