EEWORLDEEWORLDEEWORLD

Part Number

Search

ZNBG3110

Description
SPECIALTY ANALOG CIRCUIT, PDSO20
Categoryaccessories   
File Size662KB,16 Pages
ManufacturerZetex Semiconductors
Websitehttp://www.zetex.com/
Download Datasheet Compare View All

ZNBG3110 Overview

SPECIALTY ANALOG CIRCUIT, PDSO20

FET BIAS CONTROLLER WITH POLARISATION
SWITCH AND TONE DETECTION
ISSUE 2 - APRIL 1998
DEVICE DESCRIPTION
The ZNBG series of devices are designed to
meet the bias requirements of GaAs and
HEMT FETs commonly used in satellite
receiver LNBs, PMR cellular telephones etc.
with a minimum of external components.
With the addition of two capacitors and a
resistor the devices provide drain voltage and
current control for three external grounded
source FETs, generating the regulated
negative rail required for FET gate biasing
whilst operating from a single supply. This
negative bias, at -3 volts, can also be used to
supply other external circuits.
The ZNBG3110/11 includes bias circuits to
drive up to three external FETs. A control
input to the device selects either one of two
FETs as operational, the third FET is
p e r m a n e n t l y a ct i v e . T hi s f e a t u r e i s
particularly used as an LNB polarisation
switch. Also specific to LNB applications is
the 22KHz tone detection and logic output
feature which is used to enable high and low
band frequency switching.
Drain current setting of the ZNBG3110/11 is
user selectable over the range 0 to 15mA, this
is achieved with addition of a single resistor.
The series also offers the choice of drain
voltage to be set for the FETs, the 3110 gives
2.2 volts drain whilst the 3111 gives 2 volts.
ZNBG3110
ZNBG3111
These devices are unconditionally stable
over the full working temperature with the
FETs in place, subject to the inclusion of the
recommended gate and drain capacitors.
These ensure RF stability and minimal
injected noise.
It is possible to use less than the devices full
complement of FET bias controls, unused
drain and gate connections can be left open
circuit without affecting operation of the
remaining bias circuits.
In order to protect the external FETs the
circuits have been designed to ensure that,
under any conditions including power
up/down transients, the gate drive from the
bias circuits cannot exceed the range -3.5V
to 1V. Furthermore if the negative rail
experiences a fault condition, such as
overload or short circuit, the drain supply to
the FETs will shut down avoiding excessive
current flow.
The ZNBG3110/11 are available in QSOP20
for the minimum in device size. Device
operating temperature is -40 to 70°C to suit
a wide range of environmental conditions.
FEATURES
APPLICATIONS
Provides bias for GaAs and HEMT FETs
Drives up to three FETs
Dynamic FET protection
Drain current set by external resistor
Regulated negative rail generator
requires only 2 external capacitors
Choice in drain voltage
Wide supply voltage range
Polarisation switch for LNBs
22KHz tone detection for band
switching
Compliant with ASTRA control
specifications
QSOP surface mount package
Satellite receiver LNBs
Private mobile radio (PMR)
Cellular telephones
4-123

ZNBG3110 Related Products

ZNBG3110 ZNBG3111 ZNBG3111Q20 ZNBG3110Q20
Description SPECIALTY ANALOG CIRCUIT, PDSO20 SPECIALTY ANALOG CIRCUIT, PDSO20 SPECIALTY ANALOG CIRCUIT, PDSO20 SPECIALTY ANALOG CIRCUIT, PDSO20
Question: How should I select the capacitor for the MSP430 crystal oscillator circuit?
Is each model different, or are they basically the same? What is the specific calculation formula?...
IEXWER Microcontroller MCU
Comparison of four solutions for suppressing input harmonic current in high-power UPS
For high-power UPS, if the UPS rectifier is a three-phase full-controlled bridge 6-pulse rectifier, the harmonics generated by the rectifier account for nearly 25-33% of all harmonics, which is very h...
frozenviolet Analog electronics
How to connect the MSP430 ADC peripheral circuit?
The microcontroller model used is MSP430F167. If the internal analog-to-digital conversion is used, how should the VREF+, VeREF+, VREF/VeREF hardware circuits be drawn? The external circuits should be...
tanzhiying Microcontroller MCU
ARM-linux/GTK
I would like to ask you for advice: I want to run GTK programs on ARM Linux. What should I do? The GTK program I wrote can be compiled and run using GCC on a PC, but not using ARM-Linux-gcc. How shoul...
rcsun Linux and Android
High score solution: Under wince, both the exe and the called dll use cedit, but they cannot be displayed
In the Gaofen Solver exe program, two edits are dynamically created in OnInitDialog, one of which is created through the dll export function and the other is created by itself. It turns out that the t...
musli Embedded System
【Signal Processing】FPGA Design of Digital Signal Processor Based on DSP Builder
DSP technology is widely used in various fields, but the traditional digital signal processor has a low data processing speed due to its sequential operation, and lacks flexibility in functional recon...
cillyfly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1845  888  2388  1483  680  38  18  49  30  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号