530DC33M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530DC33M0000DG

530DC33M0000DG: DescriptionCMOS/TTL Output Clock Oscillator, 33MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DC33M0000DG Overview

CMOS/TTL Output Clock Oscillator, 33MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DC33M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	33 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AC RMS to DC conversion circuit

Electromechanical control motor inching control circuit

Automatic water inlet control circuit

OM386M type circuit

555 imitating animal whine audio circuit

Can EPM240 accommodate 5 serial ports?: I know I sent it to the wrong place, but it's urgent and this is very popular. Please forgive me. Is it okay if DEV_OE and DEV_CLRn are not accepted?...; dukedz FPGA/CPLD

Happy Sharing: 51 Programs: On-chip RAM initialization subroutine IBCLR: MOV A,R0 MOV R1,A CLR A IBC1: MOV @R1,A INC R1 DJNZ R7,IBC1 RET ; Off-chip RAM initialization subroutine EBCLR1: MOV A,ADDPL MOV DPL,A MOV A,ADDPH MOV DPH,...; 1234 51mcu

【TI Recommendation】【Summary】GPIO Module Summary Post: According to my suggestion, the posts are categorized as follows: GPIO Module 1: Who can help explain the meaning of GPIO address mask? https://bbs.eeworld.com.cn/viewthread.php?tid=305581extra=page%3...; cat3902982 Microcontroller MCU

Tetris_Verilog Course Design.rar: Tetris_Verilog Course Design.rar...; zxopenljx FPGA/CPLD

What is the correspondence between application function and driver function?: I have a question in the early stage of learning Linux driver (ARM11 platform). Shouldn't the function defined in the driver have a corresponding system call in its detection program? For example: if ...; sdkhy0808 Linux and Android

Please tell me how to read the encrypted format of PDG 66h.: I downloaded this e-book from the Internet and found that it was in 66H encrypted format. I feel so sad. I downloaded it in vain. I wonder if any expert has software or method to read this encrypted f...; huchuan987 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components