531FC95M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FC95M0000DGR

531FC95M0000DGR: DescriptionLVDS Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FC95M0000DGR Overview

LVDS Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC95M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	95 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Multifunctional active filter circuit diagram

Low frequency oscillator using TCA580

555 temperature/pulse width conversion circuit

Temperature change indicator circuit with audible indication

Simplified schematic diagram of delta conversion UPS

Computer motherboard circuit diagram 440GX_23

The embedded operating system I know - to use it or not, that is indeed a question: 1. The biggest problem in using embedded operating systems is whether to use them or not. 2. Logic and overview of embedded systemsEmbedded systems are not a necessity in a large sense. There is no lo...; 北方 Embedded System

What are the models of mobile phone charger power chips and what are the replaceable chips?: [i=s]This post was last edited by lln778899 on 2021-7-14 16:25[/i]My mobile phone charger is broken. I took it apart and found that the chip exploded. I can’t find the chip model. I don’t understand. ...; lln778899 Switching Power Supply Study Group

Mbed OS 2020 release schedule: Source: https://os.mbed.com/blog/entry/Mbed-OS-2020-release-dates/Mbed announced the release schedule on its official blog:January: Code Freeze Thu 9th, Release Wed 15th February: Code Freeze Thu 13th...; dcexpert DIY/Open Source Hardware

It's so late, I wonder if there are any experts who know about phase-locked loops...: 1. As shown in Figure 1. I want to use a phase-locked loop to lock the 5K difference frequency. The input is 12M, and the voltage-controlled output is theoretically 11.995M. 2. The actual result is as...; 城边草 Analog electronics

How to use TCD1304 to realize the design of high-speed CCD drive circuit with automatic gain control?: CCD is a semiconductor surface device that stores and transmits information in the form of charge packets. Currently, CCD devices on the market do not process their drive signals or output signals. Th...; led2015 Sensor

Improve circuit PCB design procedures to improve testability: As miniaturization continues to increase, component and PCB design wiring technology has also made great progress, such as the highly integrated micro IC packaged in BGA shells, and the insulation spa...; ESD技术咨询 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components