EEWORLDEEWORLDEEWORLD

Part Number

Search

531FC98M0000DGR

Description
LVDS Output Clock Oscillator, 98MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531FC98M0000DGR Overview

LVDS Output Clock Oscillator, 98MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC98M0000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency98 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Analysis and Suppression of Electromagnetic Interference of Switching Power Supply
Abstract: Based on the introduction of flyback switching power supply and its performance, the grid-side harmonics and suppression, switch buffering, optoelectronic isolation and other issues in the p...
zbz0529 Power technology
M0 board emulator cannot be initialized
When programming with Zhou Ligong's M0 board (LPC1114), it says that the emulator cannot be initialized, and the error is AGDI fatal error: initialize fail. The hardware self-check cannot be performed...
taixian1 ARM Technology
LWip-1.4.1 transplantation on STM32F107VCT6 chip
[i=s] This post was last edited by chaoweidianzi on 2015-7-10 19:41[/i] [color=#ff0000]Hardware framework[/color]: STM32F107VCT6+DP83848 [color=#ff0000]Software framework[/color]: LWip-1.4.1 [color=#f...
chaoweidianzi stm32/stm8
SDK reports an error when compiling C code
'arm-xilinx-eabi-gcc' is not recognized as an internal or external command, nor an executable program. Which expert knows what is going on and how to solve it? Please give me some guidance! Thank you!...
lmj99776 FPGA/CPLD
CH554 Review Touch Lighting
//Press Key3 to turn P1^6 on and off //Create a new project and add two files, TouchKey.C and Debug.C #include "..\Public\CH554.H" #include "..\Public\Debug.H" #include "TouchKey.H" //#include "stdio....
吴下阿蒙 MCU
Cadence learning
I have been using protel software for half a year. It was OK for low-speed circuit board design, but now I have to design an eight-layer core board, and protel software is no longer up to the task. I ...
xiaoxiongdianz PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1649  1087  240  1282  2591  34  22  5  26  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号