EEWORLDEEWORLDEEWORLD

Part Number

Search

ZMM7V5

Description
7.5 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-213AC
Categorysemiconductor    Discrete semiconductor   
File Size56KB,3 Pages
ManufacturerDiodes
Websitehttp://www.diodes.com/
Download Datasheet View All

ZMM7V5 Overview

7.5 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-213AC

ZMM2V4 - ZMM75
500mW SURFACE MOUNT ZENER DIODE
Features
·
·
·
·
Planar Die Construction
Sealed Glass Case
Ideally Suited for Automated Insertion
2.4V - 75V Nominal Zener Voltages
NOT FOR NEW DESIGN,
USE BZT52C2V4 - BZT52C51
A
B
C
Mechanical Data
·
·
·
·
Case: MiniMELF, Glass
Terminals: Solderable per MIL-STD-202,
Method 208
Polarity: Cathode Band
Approx. Weight: 0.05 grams
MiniMELF
Dim
A
B
C
Min
3.30
1.30
0.28
Max
3.70
1.60
0.50
All Dimensions in mm
Maximum Ratings
Power Dissipation (Note 2)
@ T
A
= 25°C unless otherwise specified
Symbol
P
d
V
F
R
qJA
T
j
, T
STG
Value
500
1.5
300
-55 to +175
Unit
mW
V
K/W
°C
Characteristic
Forward Voltage @ I
F
= 200mA
Thermal Resistance, Junction to Ambient Air (Note 2)
Operating and Storage Temperature Range
Notes:
1. Tested with Pulses, tp = 20ms.
2. Valid provided that Electrodes are kept at Ambient Temperature.
DS18005 Rev. H-3
1 of 3
ZMM2V4-ZMM75
Telecom responds to cable killer accusation: all reports are subject to the power authority report
[b]Personally, I think: a sky full of wires will not be beautiful. Why don't telecommunications, electricity and water supply solve the problem together? If we want to connect with big cities, we shou...
lopopo Talking
A simple question: Have 21ic and ee become one?
[i=s] This post was last edited by Xinhai Baby on 2013-12-29 17:26 [/i] I accidentally found the following picture while searching for information today....
鑫海宝贝 Integrated technical exchanges
FPGA: Synchronous reset, asynchronous reset, and asynchronous reset synchronous release
1. Synchronous Reset Let's take a look at a simple synchronous reset D flip-flop. The Verilog code is as follows: module d_ff (clk,rst_n,datain,dataout);input clk;input rst_n;input datain;ouput dataou...
eeleader FPGA/CPLD
TV hardware problems
The TV restarts after I open QQ video. Also, the CPU temperature is very unstable, sometimes it can reach 80 or 90 degrees, sometimes 60 or 70 degrees. What is the reason? Urgent! ! !...
Prefer Embedded System
Why can't I send or receive data when sim300 switches to data mode?
at+cipmode=0 AT+CIPSTART="TCP","114.181.6.18","80" The module can receive the data sent by the server. After entering ato, the module cannot receive the data sent by the server. After entering data to...
wuyanghua Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 67  2347  1225  2427  2167  2  48  25  49  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号