531RB923M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531RB923M000DGR

531RB923M000DGR: DescriptionLVPECL Output Clock Oscillator, 923MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB923M000DGR Overview

LVPECL Output Clock Oscillator, 923MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB923M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	923 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Data transmission interface circuit design of automobile driving recorder

Changhong DVB-2000 digital satellite receiver switching power supply circuit

Air flow detector circuit diagram

The most practical basic diagram circuit 04-transistor coupling circuit collection

Electronic thermometer circuit

HITACHI Hitachi infrared remote control circuit

The SensorTile competition is still open for registration, the deadline is January 8th: [font=微软雅黑][size=4]Although the first batch of SensorTile finalists have been announced, the registration has not yet closed. [b]The deadline is January 8th[/b], [/size][/font][font=微软雅黑][size=4]Those...; nmg MEMS sensors

How to connect so that lpc1343 can write firmware via usb?: I don't know why, I designed it, after shorting jp1 and jp2, the computer always shows that the USB device cannot be recognized. Shouldn't it be recognized as a USB disk to upload firmware? I don't kn...; ssawee NXP MCU

Share the example of implementing FTP Server on STM32F103: [i=s]This post was last edited by 1428662475 on 2017-1-11 10:34[/i] Hardware: STM32F103ZE+DM9000 Software: RT-Thread+lwIP This is not a literacy post, so I can't share the specific implementation proc...; 1428662475 stm32/stm8

Excerpts of information purchased (measurement related),: I bought this (about measurement) and selected papers (more than 30 yuan). I only bought this much and uploaded it here. You need a special reader to read it. You can download it online. Search "CNKI"...; ctp20 Analog electronics

Design an infrared alarm circuit: [align=left][font=宋体]I have just started learning this aspect. My teacher assigned this type of question. I would like to ask an expert to design a schematic diagram and explain it at the same time. D...; 木木木木木木兮 PCB Design

Has anyone tuned the angle sensor kmz41+uzz9001? Can you tell me the effect?: Has anyone tuned the angle sensor kmz41+uzz9001? Can you tell me the effect? I'm in a hurry to use it...; xiaochu312 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components