EEWORLDEEWORLDEEWORLD

Part Number

Search

530EB384M000BGR

Description
LVPECL Output Clock Oscillator, 384MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EB384M000BGR Overview

LVPECL Output Clock Oscillator, 384MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB384M000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency384 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
Add 1 cent special effect, Duang! F7-Disco turns into long-legged Oppa~ Portable oscilloscope set~
I received the F7-Disco the day before yesterday. I have been looking around the board and documents whenever I have time these two days. With the advice of forum friends [b]STM32F103[/b], [b]abofly[/...
swisor stm32/stm8
Share another good book "Design and Application of Oscillator Circuits"
I want to share this book "Design and Application of Oscillator Circuits" and the previous "[/size][/font][font=微软雅黑][size=3]OP Amplifier Circuit Design" in one post, but the attachment capacity of a ...
xiefei Analog electronics
I bought a second-hand board and posted a post
I am still very satisfied with it. I bought it second-hand, and it is cost-effective. The box is basically new, and the board is more than 90% new. The cyclone 5 soc is very handsome in red....
2638823746 FPGA/CPLD
Design and implementation of a new generation of commercial communication network systems supporting wireless access
Abstract: Some large enterprises have high-end customer groups in many cities in China. They already have advanced IT infrastructure networks and applications in these cities. With the strategic expan...
吸铁石上 RF/Wirelessly
EEWORLD University ---- Live Replay: Microchip Security Series 6 - Trust Your Firmware: Secure Boot Application Processors
Live Replay: Microchip Security Series 6 - Trust Your Firmware: Secure Boot Application Processors : https://training.eeworld.com.cn/course/5690...
hi5 Integrated technical exchanges
[Home Smart Lighting Control and Indoor Environment Monitoring System]--8. Merge 2 projects in ON-SEMI development software
background After developing two project modules, for example, A is I2C driver and B is BLE communication; now you need to merge A and B into one project and release the final project; AB is as follows...
传媒学子 onsemi and Avnet IoT Innovation Design Competition

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2001  2637  17  2605  1874  41  54  1  53  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号