530SB1329M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530SB1329M00DG

530SB1329M00DG: DescriptionLVDS Output Clock Oscillator, 1329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB1329M00DG Overview

LVDS Output Clock Oscillator, 1329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB1329M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1329 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Do you know PCB design tips to improve the electromagnetic compatibility of circuit boards?

One of the inductive anti-theft alarm circuits using capacitor oscillator

Integrated controller circuit

Full CMOS receiver

Battery constant voltage charger circuit

Using HT-7610A infrared sensor music socket control circuit

The driver installation package made with installshield cannot be deleted when uninstalling under win2000?: As the title says, the driver is not occupied, but when uninstalling, I cannot roll back and cannot delete the installed driver. Does anyone have a solution? Thank you....; qw12345 Embedded System

Improving image quality in portable ultrasound systems using efficient semiconductors: [i=s]This post was last edited by dontium on 2015-1-23 13:21[/i]Keywords: medical ultrasound equipment, portable ultrasound equipment, ultrasound system block diagram, beamforming, analog front end, A...; 德州仪器 Analogue and Mixed Signal

[FPGA Open Source Tutorial Series] Chapter 16 PLL Phase-Locked Loop Introduction and Simple Application: [align=center][color=#000][size=15px][b][size=6]PLL Phase-Locked Loop Introduction and Simple Application[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px][flash=500,375]https://...; 芯航线跑堂 FPGA/CPLD

P&E programming error: Hi guys, I am a newbie, I use P&E programmer to burn program to MC9S08AC60, but after connecting, the command window shows "Startup command file does not exit" message, but it shows "target ready", I ...; wjlatelid NXP MCU

Original package size drawing: Original package size drawing.pdf...; tecfighter PCB Design

Determination of the XY axis ratio of LED white light phosphor: [hide]The Y axis is determined by the phosphor you choose. After determining the wavelength of the chip, choose the phosphor you think is suitable (don't know how to choose? Try it and you will know, ...; 探路者 LED Zone

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components