EP1K10FC256-1X datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> EP1K10FC256-1X

EP1K10FC256-1X: DescriptionField Programmable Gate Array, 576-Cell, CMOS, PBGA256; CategoryProgrammable logic devices Programmable logic; File Size1MB，86 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

EP1K10FC256-1X Overview

Field Programmable Gate Array, 576-Cell, CMOS, PBGA256

EP1K10FC256-1X Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Altera (Intel)
Reach Compliance Code	compliant
JESD-30 code	S-PBGA-B256
JESD-609 code	e0
Humidity sensitivity level	3
Number of entries	136
Number of logical units	576
Output times	136
Number of terminals	256
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA256,16X16,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	2.5,2.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM

Preview

Download Datasheet

View All

ACEX 1K

Programmable Logic Device Family

Data Sheet

June 2001, ver. 3.1

Features...

Programmable logic devices (PLDs), providing low cost

system-on-a-programmable-chip (SOPC) integration in a single

device

– Enhanced embedded array for implementing megafunctions

such as efficient memory and specialized logic functions

– Dual-port capability with up to 16-bit width per embedded array

block (EAB)

– Logic array for general logic functions

High density

– 10,000 to 100,000 typical gates (see

Table 1)

–

Up to 49,152 RAM bits (4,096 bits per EAB, all of which can be

used without reducing logic capacity)

Cost-efficient programmable architecture for high-volume

applications

– Cost-optimized process

– Low cost solution for high-performance communications

applications

System-level features

– MultiVolt

I/O pins can drive or be driven by 2.5-V, 3.3-V, or

5.0-V devices

–

Low power consumption

–

Bidirectional I/O performance (setup time [t

] and clock-to-

output delay [t

]) up to 250 MHz

– Fully compliant with the peripheral component interconnect

Special Interest Group (PCI SIG)

PCI Local Bus Specification,

Revision 2.2

for 3.3-V operation at 33 MHz or 66 MHz

Table 1. ACEX

1K Device Features

Feature

Typical gates

Maximum system gates

Logic elements (LEs)

EABs

Total RAM bits

Maximum user I/O pins

EP1K10

10,000

56,000

576

12,288

136

EP1K30

30,000

119,000

1,728

24,576

171

EP1K50

50,000

199,000

2,880

40,960

249

EP1K100

100,000

257,000

4,992

49,152

333

Altera Corporation

A-DS-ACEX-3.1

Recommended Resources

Zero-crossing signal detection circuit

Chicken house light automatic controller circuit

Stereo TV decoder circuit diagram

Latch type short circuit protection circuit

photosensitive oscillator circuit

On-off control switch utilizing three tones

[Sipeed GW2A FPGA development board]——ARM Cortex-M1 soft core processor_reference design routine test (I): [i=s]This post was last edited by mars4zhu on 2022-11-27 23:49[/i]5. Routine test records of Gowin Cortex-M1 soft-core processor reference design5.1.led Refer to ` Setting, compiling, downloading and ...; mars4zhu Domestic Chip Exchange

Sipeed GW2A FPGA development board implements anti-park and svpwm: This post mainly introduces the process of verifying anti-park and svpwm. I have just started to learn FPGA. If there are any mistakes, please feel free to criticize and correct me. 1 Anti-park and sv...; WSir14138 Domestic Chip Exchange

Half-bridge, full-bridge, H-type drive: What are the different application scenarios of motor drive control systems? What are their respective advantages and disadvantages? How does square wave drive achieve speed regulation?...; zuoenlin Motor Drive Control（Motor Control）

MPS sorting_ACDC DCDC EMI design summary: MPS sorting_ACDC DCDC EMI design summary...; qwqwqw2088 Power technology

Which method is better for battery powered circuit to prevent reverse flow?: Teachers, please tell me how to prevent reverse in battery powered circuit. Which of the following circuits is better?...; Aguilera Power technology

Playing with RP2040: LCD drawing basic shape test: The previous article: Playing with RP2040 and setting up the Python development environment , built and tested the Python software development environment for RP2040. This article writes a program to ...; DDZZ669 Mobile and portable

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components