530AA91M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA91M0000BG

530AA91M0000BG: DescriptionLVPECL Output Clock Oscillator, 91MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA91M0000BG Overview

LVPECL Output Clock Oscillator, 91MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA91M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	91 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Electric fence charger

One inverter controls multiple motors running in parallel.

TA7769P power amplifier circuit diagram

Senlan BT40 multi-unit proportional linkage

Analog tuning capacitor oscillation circuit diagram

5V/10A 20kHz blocking AC converter using SIPMOS transistors

[Repost] Control and protection technology of online UPS: [color=#333333]The control and protection functions of online UPS are basically completed by the internal program control of the CPU. Due to the invisibility of the program, many control and protectio...; 游龙惊凤 Power technology

Working Principle of TVS Tube: As shown in the figure below, it is a TVS tube of the SMA6J series. For voltage regulator tubes or TVS tubes, I always cannot analyze their working principles clearly. There are many voltage names in ...; shaorc Integrated technical exchanges

Sincerely asking for advice: How to port an image processing algorithm written in C++ to DSP?: Hello everyone! I would like to ask for your advice: How to port an image processing algorithm written in C++ to DSP? This algorithm has source code and a DLL packaged in Windows. Question: 1. Can the...; breeze505 DSP and ARM Processors

Chip that controls the flashing of 4 colored lights: This is a circuit that controls the red, blue, green and yellow colored lights to flash together. There is a chip in the middle that is stuck on a small board like a dog skin plaster. I asked an exper...; zxpla MCU

What is the output/input impedance value of CC2xxx?: [i=s]This post was last edited by Jacktang on 2020-10-4 15:55[/i]For single-ended output/input, we can consider 50 Ohm. For double-ended differential ports, such as CC253x and CC254x, the differential...; Jacktang Wireless Connectivity

Announcement of Moderator Chip Coin and Physical Gift Rewards in August 2016: [font=微软雅黑][size=4]According to EEWORLD moderator rules and moderator operation manual[/size][/font][align=left][url=https://bbs.eeworld.com.cn/thread-370268-1-1.html][font=微软雅黑][size=4][color=#0066cc...; eric_wang Suggestions & Announcements

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components