TLV2455AIN datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> TLV2455AIN

TLV2455AIN: DescriptionQuad Micropower Rail-To-Rail Input/Output Op Amp w/Shutdown 16-PDIP -40 to 125; CategoryAnalog mixed-signal IC Amplifier circuit; File Size2MB，60 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance; Related ProductsFound5parts with similar functions to TLV2455AIN

Stay tuned Parametric

TLV2455AIN Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	TLV2455AIN	-	-	View	Buy Now

TLV2455AIN Overview

Quad Micropower Rail-To-Rail Input/Output Op Amp w/Shutdown 16-PDIP -40 to 125

TLV2455AIN Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	DIP
package instruction	DIP, DIP16,.3
Contacts	16
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	1 week
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.007 µA
Maximum bias current (IIB) at 25C	0.005 µA
Minimum Common Mode Rejection Ratio	70 dB
Nominal Common Mode Rejection Ratio	80 dB
frequency compensation	YES
Maximum input offset current (IIO)	0.00045 µA
Maximum input offset voltage	1300 µV
JESD-30 code	R-PDIP-T16
JESD-609 code	e4
length	19.305 mm
low-bias	NO
low-dissonance	NO
micropower	YES
Number of functions	4
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power	NO
power supply	+-1.35/+-3/2.7/6 V
Programmable power	NO
Certification status	Not Qualified
Maximum seat height	5.08 mm
minimum slew rate	0.02 V/us
Nominal slew rate	0.11 V/us
Maximum slew rate	0.18 mA
Supply voltage upper limit	7 V
Nominal supply voltage (Vsup)	3 V
surface mount	NO
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	200 kHz
Minimum voltage gain	63095
broadband	NO
width	7.62 mm
Base Number Matches	1

Recommended Resources

Simple overvoltage and leakage fuse circuit

AC electronic relay

Operational transconductance amplifier circuit

50KHZ bandwidth amplifier circuit

l 500v isolation circuit for D/A slave converter

Application circuit of CSJ-R05A and microcontroller

TLV2455AIN Similar Products

Part Number	Manufacturer	Description
TLV2455AINE4	Texas Instruments(德州仪器)	Operational Amplifiers - Op Amps Quad Mcpwr R-to-R I/O Op Amp w/Shutdwn
TLV2455IN	Rochester Electronics	QUAD OP-AMP, 2000uV OFFSET-MAX, 0.2MHz BAND WIDTH, PDIP16, ROHS COMPLIANT, PLASTIC, MS-001BB, DIP-16
TLV2455INE4	Texas Instruments(德州仪器)	Operational Amplifiers - Op Amps Quad Mcpwr R-to-R I/O Op Amp w/Shutdwn
TLV2455CNE4	Texas Instruments(德州仪器)	Operational Amplifiers - Op Amps Quad Mcpwr R-to-R I/O Op Amp w/Shutdwn
TLV2455CN	Rochester Electronics	QUAD OP-AMP, 2000uV OFFSET-MAX, 0.2MHz BAND WIDTH, PDIP16, PLASTIC, MS-001BB, DIP-16

Instrumentation Amplifier Design Guide: [i=s]This post was last edited by paulhyde on 2014-9-15 09:34[/i] Shared with you...; aiqinghuakai Electronics Design Contest

TI USB Type-C TPS65987D dual battery fast charging: [i=s]This post was last edited by qwqwqw2088 on 2020-11-10 08:49[/i]With the widespread use of Type-C, the previous USB charging solutions gradually need Type-C Power Delivery (PD) to achieve more eff...; qwqwqw2088 Analogue and Mixed Signal

Will the level of the national electronic design competition be lowered?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:42[/i] [size=4][b]After receiving the first prize certificate, I found that there was no seal from the Ministry of Education or the Ministry ...; ckx提问 Electronics Design Contest

[Video] Accelerate design development time using hard-core floating-point DSP blocks in FPGA: [media=swf,500,375]http://player.youku.com/player.php/sid/XNzI4NTI3MzMy/v.swf[/media]...; chenzhufly FPGA/CPLD

There is a problem with the following ucos task, please help me take a look!: #include includes.h #if 1 unsigned int time_temp1; unsigned int time_temp2;#endif#if 1 int flag_temp_past[CAN_FIFO_SIZE]={0}; int temp_high[CAN_FIFO_SIZE]={0}; int past_high[CAN_FIFO_SIZE]={0};#endife...; danner Real-time operating system RTOS

How to make a smart fish tank? [Creative sharing]: I read this article yesterday and thought it was great, so I'd like to share it with you~ It can realize fully automatic supply, such as: 1. Automatic sensing of water temperature 2. Automatic constan...; sdfsdfsbv Programming Basics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components