EEWORLDEEWORLDEEWORLD

Part Number

Search

CAT24FC256JE-1.8TE13REV-A

Description
EEPROM, 32KX8, Serial, CMOS, PDSO8, 0.150 INCH, MS-012, SOIC-8
Categorystorage    storage   
File Size641KB,12 Pages
ManufacturerCatalyst
Websitehttp://www.catalyst-semiconductor.com/
Download Datasheet Parametric View All

CAT24FC256JE-1.8TE13REV-A Overview

EEPROM, 32KX8, Serial, CMOS, PDSO8, 0.150 INCH, MS-012, SOIC-8

CAT24FC256JE-1.8TE13REV-A Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerCatalyst
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum clock frequency (fCLK)0.4 MHz
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
memory density262144 bit
Memory IC TypeEEPROM
memory width8
Number of functions1
Number of terminals8
word count32768 words
character code32000
Operating modeSYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
organize32KX8
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
Maximum seat height1.75 mm
Serial bus typeI2C
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)1.8 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
Maximum write cycle time (tWC)5 ms
CAT24FC256
256K-Bit I
2
C Serial CMOS EEPROM
FEATURES
I
Fast mode I
2
C bus compatible*
I
Max clock frequency:
I
Industrial and automotive
temperature ranges
I
5 ms max write cycle time
I
Write protect feature
I
100,000 program/erase cycles
I
100 year data retention
- 400kHz for V
CC
= 1.8 V to 5.5 V
- 1MHz for V
CC
= 2.5 V to 5.5 V
I
Schmitt trigger filtered inputs for noise suppression
I
Low power CMOS technology
I
64-byte page write buffer
I
Self-timed write cycle with auto-clear
– Entire array protected when WP at V
IH
I
8-pin DIP or 8-pin SOIC(JEDEC) and 8-pin SOIC
(EIAJ)
DESCRIPTION
The CAT24FC256 is a 256K-bit Serial CMOS EEPROM
internally organized as 32,768 words of 8 bits each.
Catalyst’s advanced CMOS technology substantially
reduces device power requirements. The CAT24FC256
features a 64-byte page write buffer. The device oper-
ates via the I
2
C bus serial interface and is available in 8-
pin DIP or 8-pin SOIC packages.
PIN CONFIGURATION
DIP Package (P, L, GL)
A0
A1
A2
VSS
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
SOIC Package (J, W, K, X, GW, GX)
A0
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
PIN FUNCTIONS
Pin Name
A0, A1, A2
SDA
SCL
WP
V
CC
V
SS
NC
i
D
A2
VSS
A1
c
s
n
o
i
t
u
n
EXTERNAL LOAD
VCC
VSS
SDA
BLOCK DIAGRAM
d
e
DOUT
ACK
CONTROL
LOGIC
a
P
t
r
SENSE AMPS
SHIFT REGISTERS
WORD ADDRESS
BUFFERS
COLUMN
DECODERS
512
START/STOP
LOGIC
XDEC
WP
512
EEPROM
512X512
Function
DATA IN STORAGE
Address Inputs
Serial Data/Address
Serial Clock
Write Protect
+1.8V to +5.5V Power Supply
Ground
A0
A1
A2
SLAVE
ADDRESS
COMPARATORS
SCL
STATE COUNTERS
HIGH VOLTAGE/
TIMING CONTROL
No Connect
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I
2
C Bus Protocol.
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. 1040, Rev. K
Infineon Coolset switching power supply chip design information sharing
As the title says, share the information that I think is good...
elvike Power technology
Experts or experienced beginners please come in,
Does anyone have a well-adjusted 51 program for nrf24l01, or an enhanced microcontroller 12c5a60s2?...
魔尊123 RF/Wirelessly
HyperLynx High-Speed Circuit Design and Simulation (IX) Research on Single-Line Differential Line of Four-Layer Board Stacking Structure
# HyperLynx High-speed Circuit Design and Simulation (IX) Exploration of Single-line Differential Line of Four-layer Board Stacking Structure##1. Four-layer Board Stacking Structure###For the commonly...
bqgup Creative Market
Mid-Autumn Moon
The weather was very good at night, and the moon was big and round. I found my bird-watching tool and took a few photos to share with those who can't see the moon....
dcexpert Talking
My opinion on the current status of the CORTEX nuclear power plant
[b] My opinion on the current status of CORTEX core When ARM launched the CORTEX core, Luminary was the first to apply it to chips, but it did not do a good job in product promotion and its performanc...
ddllxxrr MCU
【Design Tools】Simplify the debugging process of Xilinx and Altera FPGA
Introduction As design size and design complexity continue to grow, verification and validation of field programmable gate array (FPGA) based system designs become a critical part of the process. Limi...
GONGHCU FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1861  1650  825  2250  1895  38  34  17  46  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号