531SA667M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531SA667M000DGR

531SA667M000DGR: DescriptionLVDS Output Clock Oscillator, 667MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SA667M000DGR Overview

LVDS Output Clock Oscillator, 667MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA667M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	667 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Foot-operated spot welding machine circuit three

Pure DC FET power amplifier circuit 03

TDA1020 power amplifier circuit diagram

Cadmium-nickel battery short circuit quick eliminator (2)

CMOS system power interface-DC switching circuit

820e computer motherboard circuit diagram_55

EE's activities are all good, but the prizes this time are so tasteless: Anyone who can make something with MSP430 is definitely an entry-level person and definitely doesn't need a development board... After getting the prize, you still have to think about how to deal with...; tingting1982 Microcontroller MCU

STM32 485 can receive data normally, but can only send the first character: STM32 485 can receive data normally, but can only send the first character. Part of the program: void USART_Configuration1(void) { GPIO_InitTypeDef GPIO_InitStructure; USART_InitTypeDef USART_InitStru...; fengchenjue123 stm32/stm8

ATMGA16 USART serial communication problem, does asynchronous communication also require XCK clock?: ATMGA16 USART uses asynchronous normal mode for serial communication, but XCK is required to provide a clock for data reception and transmission. The register configuration is as follows: (global inte...; s17701332 Microchip MCU

I want to buy an oscilloscope and a power supply.: I'm a beginner, I want to buy an oscilloscope and a power supply. I just saw a place on Taobao where I could buy an oscilloscope. There are several prices, the cheapest is 300 or 400 yuan. I don't kno...; highstar Buy&Sell

Qt Learning Road 51 Boolean Expression Tree Model: [p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]This chapter will be the...; 兰博 Embedded System

Watchdog reset problem: I used 28035. When debugging the routine, in order to detect whether the program is indeed executing the watchdog reset, I set an IO pin to high in the main function, and then set it to low after a de...; z_jzhao DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components