DDU8C3-Z896
5-TAP, 3.3V CMOS-INTERFACED
FIXED DELAY LINE
(SERIES DDU8C3-Z896)
FEATURES
Five equally spaced outputs
Fits standard 8-pin DIP socket
Low profile
Auto-insertable (DIP version)
Input & outputs fully CMOS interfaced & buffered
2
10 T L fan-out capability
PACKAGES
IN
T2
T4
GND
1
2
3
4
8
7
6
5
VDD
T1
T3
T5
DDU8C3-Z896 DIP
DDU8C3-Z896A1 Gull-Wing
FUNCTIONAL DESCRIPTION
The DDU8C3-Z896 and DDU8C3-Z896A1 devices are 5-tap digitally
buffered delay lines. The signal input (IN) is reproduced at the tap outputs
(T1-T5), shifted in time by 50ns per tap. The total delay is nominally 250ns.
PIN DESCRIPTIONS
IN
T1-T5
VDD
GND
Signal Input
Tap Outputs
+3.3 Volts
Ground
SERIES SPECIFICATIONS
Minimum input pulse width:
100ns
Output rise time:
2ns typical
Supply voltage:
3.3VDC
0.3V
Supply current:
I
CCL
= 16ma typical
I
CCH
= 10a typical
Operating temperature:
-40 to 85 C
Temp. coefficient of total delay:
300 PPM/C
DASH NUMBER SPECIFICATIONS
Part
Number
DDU8C3-Z896
DDU8C3-Z896A1
Total
Delay (ns)
250
12.5
250
12.5
Delay Per
Tap (ns)
50.0
5.0
50.0
5.0
20%
20%
20%
20%
20%
VDD IN
T1
T2
T3
T4
T5 GND
Functional Diagram
2014
Data Delay Devices
Doc #14014
9/2/2014
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
DDU8C3-Z896
APPLICATION NOTES
HIGH FREQUENCY RESPONSE
The DDU8C3 tolerances are guaranteed for input
pulse widths and periods greater than those
specified in the test conditions. Although the
device will function properly for pulse widths as
small as 40% of the total delay and periods as
small as 80% of the total delay (for a symmetric
input), the delays may deviate from their values at
low frequency. However, for a given input
condition, the deviation will be repeatable from
pulse to pulse. Contact technical support at Data
Delay Devices if your application requires device
testing at a specific input condition.
POWER SUPPLY BYPASSING
The DDU8C3 relies on a stable power supply to
produce repeatable delays within the stated
tolerances. A 0.1uf capacitor from VDD to GND,
located as close as possible to the VDD pin, is
recommended. A wide VDD trace and a clean
ground plane should be used.
DEVICE SPECIFICATIONS
TABLE 1: ABSOLUTE MAXIMUM RATINGS
PARAMETER
DC Supply Voltage
Input Pin Voltage
Storage Temperature
Lead Temperature
SYMBOL
V
DD
V
IN
T
STRG
T
LEAD
MIN
-0.3
-0.3
-55
MAX
7.0
V
DD
+0.3
150
300
UNITS
V
V
C
C
NOTES
10 sec
TABLE 2: DC ELECTRICAL CHARACTERISTICS
(-40C to 85C, 3.00V to 3.60V)
PARAMETER
High Level Output Voltage
Low Level Output Voltage
High Level Output Current
Low Level Output Current
High Level Input Voltage
Low Level Input Voltage
Input Current
SYMBOL
V
OH
V
OL
I
OH
I
OL
V
IH
V
IL
I
IH
-24.0
24.0
2.00
0.80
5.0
MIN
2.20
TYP
2.35
0.30
MAX
UNITS
V
V
mA
mA
V
V
A
NOTES
V
DD
= 3.0, I
OH
= MIN
V
IH
= MIN, V
IL
= MAX
V
DD
= 3.0, I
OL
= MAX
V
IH
= MIN, V
IL
= MAX
0.55
3.0 < V
DD
< 3.6
3.0 < V
DD
< 3.6
V
DD
= 3.6, V
IN
= 5.5
Doc #14014
9/2/2014
DATA DELAY DEVICES, INC.
Tel: 973-773-2299
Fax: 973-773-9672
www.datadelay.com
2