530NA543M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NA543M000DGR

530NA543M000DGR: DescriptionLVDS Output Clock Oscillator, 543MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NA543M000DGR Overview

LVDS Output Clock Oscillator, 543MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA543M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	543 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Remote control circuit b composed of TDC1808

Voltage dividing power circuit

Gate pulse generator circuit diagram

1000 W sunset control circuit

Adjustable output integrated regulated power supply circuit with temperature compensation

Venus TDA two-chip power supply

Ethernet settings problem of Tms570 development board demo: The Ethernet setup of the Tms570 development board demo always fails. Which mode should I choose between static, dhcp and autoip? Please give me some advice....; wangting Microcontroller MCU

[Transfer] DAC interference: [align=center][/align][size=4] When designing with a digital-to-analog converter (DAC), you want the output to transition monotonically from one value to another, but real circuits don’t always work t...; dontium Analogue and Mixed Signal

Collected national OA usage addresses: National OA System Variety OA [url=http://www.oapro.com/service_try.htm][color=#496690]http://www.oapro.com/service_try.htm[/color][/url] Ruixiang OA [url=http://www.rathink.com/oa/demo.htm][color=#49...; lzj_myth Talking

In the dead of night: [color=#575757][font=Arial, Helvetica, sans-serif][size=16px]I think of her in the dead of night. [/size][/font][/color] [color=#575757][font=Arial, Helvetica, sans-serif][size=16px]What is the feelin...; 冬立自动化技术 Talking

Differences between MSP430F11x1 and MSP430F11x1A: MSP430F11x1: BSL version 1.10 (errata: BSL2 and BSL3) The Security-Fuse is not intended for application use (errata: FUSE2) To ensure safe operation, an external pull-down resistor is required at pin ...; Aguilera Microcontroller MCU

It is a source file play.cpp for playing songs. When the file extension is .cpp, the compilation is successful and the program executes normally. But why does a lot of errors occur when the extension is changed to .c?: The development environment is EVC4.O. There is a source file play.cpp for playing songs. When the file extension is .cpp, the compilation is successful and the program runs normally. But why does the...; mufengyang Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components