EEWORLDEEWORLDEEWORLD

Part Number

Search

DPC-20-1200C16

Description
Power Transformer, 24VA
CategoryPower management    transformer   
File Size101KB,1 Pages
ManufacturerPulse Electronics
Download Datasheet Parametric View All

DPC-20-1200C16 Overview

Power Transformer, 24VA

DPC-20-1200C16 Parametric

Parameter NameAttribute value
MakerPulse Electronics
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresPCB MOUNTABLE
CertificationUL; CSA
Center click function 1NO
Center click function 2NO
high34.925 mm
Insulation voltage1500 V
length41.275 mm
Installation featuresCHASSIS MOUNT
Number of secondary windings2
Output current 11.2 A
Output current 21.2 A
Output voltage 110 V
Output voltage 210 V
physical sizeL1.625XB2.25XH1.375 (inch)
main ratingDUAL 115V
surface mountNO
Transformer typePOWER TRANSFORMER
VA rating24 VA
width57.15 mm
P
ULSE
S
PECIALTY
C
OMPONENTS
Concentric and Split Bobbin
Vertical Profile Plug-in Transformers
for PC board power isolation
„
PC S
ERIES
C
ONCENTRIC
V
ERTICAL
M
OUNT
models provide
operation frequencies from 47 to 500 Hz. Isolation between
primary and secondary 1500V.
„
EL S
ERIES
S
PLIT
B
OBBIN
V
ERTICAL
M
OUNT
models are
available with a 50/60 Hz primary. Isolation between
primary and secondary 2500V. Non-concentric design
eliminates ESS.
„
PC
AND
EL S
ERIES
have the same dimensions and
schematics, are available in the same sizes and mounting
styles, and share the same general features listed below.
PC Series (concentric) is shown; primary 47/500 Hz;
EL Series (split bobbin) available; primary 50/60 Hz.
Style A
Channel Frame
screw mount
Style C
Channel Frame
reinforced mount
“J”
FEATURES
„
Vacuum impregnated -- withstands modern board washing
systems and reduces audible noise for quiet operation
„
Baked resin -- provides fully cured and
environmentally resistant finish that will not peel or flake
„
Rugged construction
„
Universal design compatible with industry-standard footprints
„
Available in single or dual primary
„
Secondaries may be connected in series or parallel
„
Formtran enclosed potted unit available. See model code.
Style B
No Frame
AGENCY APPROVALS
„
„
„
„
UL, 506, File E73539
UL 1446, File E80130
CSA 22.2#66, File LR68051-2
UL Recognized Class B
size 37 (J = 1.75 in.)
size 50 (J =2.00 in.)
size 62 (J =2.88 in.)
DIMENSIONS
-- Style B (no frame) is shown. Contact
sales for other dimensions.
MODEL NUMBER CODE
D PC -- 10 -- 2400 B 4
Primary Rating
No First Letter
“D” First Letter
115V
115/230V
6-pin
8-pin
Transformer Series
PC -- Single section bobbin (47/500 Hz)
EL -- Two-section split bobbin (50/60 Hz only)
SIZE
25
37
50
62
24
VA
1.0
1.2
4.4
10
24
Secondary Voltage Rating (volts RMS)
Secondary Current Rating (mA RMS)
Mechanical Configuration
A -- Style A channel frame mounting, screw mount
B -- No frame
C -- Style C channel frame mounting, reinforced PC mount
TM
P -- Potted within enclosure, FORM-TRAN construction
WT
(oz)
2.5
3
5
9
12
6-pin
X
0.250
0.312
0.400
0.400
0.400
8-pin
A
0.200
0.200
0.250
0.250
0.250
B
1.200
1.000
1.100
1.300
2.100
L
1
1.375
1.625
1.875
1.625
W
1.375
1.125
1.250
1.438
2.250
H
0.83
1.188
1.375
1.625
1.375
Individual Specification
N
OTES
Pulse Specialty Components reserves the right to make changes without notice
.
TWO PEARL BUCK COURT
z
BRISTOL, PA 19007-6812
z
TEL 215-781-6400
z
10
FAX 215-781-6403
z
www.pulsespecialty.com
FPGA Design Practice (Logic)
FPGA Design Practice (Logic) is aimed at the vast number of FPGA/CPLD beginners. It explains FPGA/CPLD and related basic knowledge from scratch, and uses a motherboard-based learning kit that supports...
arui1999 Download Centre
SIMterix-Simplies~4~ Verilog
In the case of mixed integer and analog systems, simulation can only simulate Verilog or analog. If the digital part has only output, it is OK, just edit the voltage source and import the waveform fil...
xutong Analog electronics
CCS Error
DEBUG: Error 2863: The control PushButton2 on dialog Installation_Type_Dialog needs the icon TypicalInstall.bmp in size 48x48, but that size is not available. Loading the first available sizeInternal ...
feiyun DSP and ARM Processors
When the CEdit control is deleted by pressing the back key under EVC4.0\wince5, the content of CEdit is not updated
The cursor has moved over, but the string is still displayed there. It is updated only when the line is deleted. If you enter again, it will overlap with the previous word. And this problem only occur...
zhangheng Embedded System
After IAR compiles and downloads the code, how do I know the total length of the code and where the address is from and to?
Is there any automatically generated file that I can look at directly?Thanks!...
jsglf Microcontroller MCU
Is it possible to add a count loop in the combinational logic of a three-stage state machine?
Assuming the clock cycle is 40ns, the state changes of my sequential circuit are about 80ns, 160ns, 160ns, 40ns. In a state, it relies on counting loops to stay in this state until the loop count meet...
lvben5d FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 699  1635  2513  681  2260  15  33  51  14  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号