EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9653401VCA

Description
D Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
Categorylogic    logic   
File Size233KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962G9653401VCA Overview

D Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

5962G9653401VCA Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDIP
package instructionDIP,
Contacts14
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesAC
JESD-30 codeR-CDIP-T14
Logic integrated circuit typeD FLIP-FLOP
Number of digits1
Number of functions2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)21 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose500k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
Standard Products
UT54ACS74/UT54ACTS74
Dual D Flip-Flops with Clear & Preset
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS74 - SMD 5962-96534
UT54ACTS74 - SMD 5962-96535
DESCRIPTION
The UT54ACS74 and the UT54ACTS74 contain two indepen-
dent D-type positive triggered flip-flops. A low level at the
Preset or Clear inputs sets or resets the outputs regardless of the
levels of the other inputs. When Preset and Clear are inactive
(high), data at the D input meeting the setup time requirement
is transferred to the outputs on the positive-going edge of the
clock pulse. Following the hold time interval, data at the D
input may be changed without affecting the levels at the outputs.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
PRE
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
L
D
X
X
X
H
L
X
OUTPUT
Q
H
L
H
1
PINOUTS
14-Pin DIP
Top View
CLR1
D1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
CLR2
D2
CLK2
PRE2
Q2
Q2
14-Lead Flatpack
Top View
CLR1
D1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
CLR2
D2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
PRE1
CLK1
D1
CLR1
PRE2
CLK2
D2
CLR2
(4)
(3)
(2)
(1)
(10)
(11)
(12)
(13)
(9)
(8)
Q2
Q2
S
C1
D1
R
(5)
(6)
Q1
Q1
Q
L
H
H
L
H
Q
o
1
H
L
Q
o
Note:
1. The output levels in this configuration are not guaranteed to meet the minimum
levels for V
OH
if the lows at preset and clear are near V
IL
maximum. In
addition, this configuration is nonstable; that is, it will not persist when either
preset or clear returns to its inactive (high) level.
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
1
Calculation of stack usage in C2000 DSP
[backcolor=white][color=#000000]When doing communication, I found that the TMS320F280XX chip sometimes crashes. His communication software uses the library provided by TI, and he made the communicatio...
灞波儿奔 Microcontroller MCU
DSSD R&D workshop (transferred)
Reposted from http://mp.weixin.qq.com/s?__biz=MzAwMDM4NTUyNw==&mid=402824889&idx=1&sn=81745266bc74ee8db41266ab69ebd665&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url] Let's take a look at a foreigner's visit to...
白丁 FPGA/CPLD
Problems encountered by ucos on complex tasks
The SD card task I created was tested on the hardware in the bare metal state without any problems. I created 4 subtasks under the UCOS operating system, three of which were running light tasks to pro...
a2743919 Real-time operating system RTOS
Ten important technical issues in enterprise virtualization projects China IDC Circle
Ten important technical issues for enterprise virtualization projects China IDC Circle Using virtualization technology to extract software from hardware and create a flexible and dynamic environment i...
ashsworld Embedded System
Research on distance measurement technology based on JN5168, no idea where to start
The title of the paper is "Research on Distance Measurement Technology Based on JN5168". I couldn't find any relevant information on the Internet and I don't know where to start. Is there any kind-hea...
初入江湖 MCU
【CN0267】Complete 4 mA to 20 mA loop-powered field instrument with HART interface
Circuit Functionality and Benefits The circuit shown in Figure 1 is a complete smart industrial loop-powered field instrument that provides a 4 mA to 20 mA analog output and a Highway Addressable Remo...
EEWORLD社区 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1230  709  1561  2883  812  25  15  32  59  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号