SN74LVTH16646DLR datasheet, PDF

Datasheet> All Categories > logic> logic> SN74LVTH16646DLR

SN74LVTH16646DLR: Description3.3 V ABT 16-Bit Bus Transceivers and Registers With 3-State Outputs 56-SSOP -40 to 85; Categorylogic logic; File Size392KB，14 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74LVTH16646DLR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74LVTH16646DLR	-	-	View	Buy Now

SN74LVTH16646DLR Overview

3.3 V ABT 16-Bit Bus Transceivers and Registers With 3-State Outputs 56-SSOP -40 to 85

SN74LVTH16646DLR Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SSOP
package instruction	GREEN, PLASTIC, SSOP-56
Contacts	56
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	1 week
Is Samacsys	N
Other features	WITH DIRECTION CONTROL
Control type	INDEPENDENT CONTROL
Counting direction	BIDIRECTIONAL
series	LVT
JESD-30 code	R-PDSO-G56
JESD-609 code	e4
length	18.41 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	REGISTERED BUS TRANSCEIVER
MaximumI(ol)	0.064 A
Humidity sensitivity level	1
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	56
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP56,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Maximum supply current (ICC)	0.005 mA
Prop。Delay @ Nom-Sup	4.2 ns
propagation delay (tpd)	4.7 ns
Certification status	Not Qualified
Schmitt trigger	No
Maximum seat height	2.79 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	BICMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
translate	N/A
Trigger type	POSITIVE EDGE
width	7.49 mm
Base Number Matches	1

SN74LVTH16646DLR Related Products

	SN74LVTH16646DLR	SN74LVTH16646DL	SN74LVTH16646DLG4	SN74LVTH16646DGGR	74LVTH16646DGGRE4
Description	3.3 V ABT 16-Bit Bus Transceivers and Registers With 3-State Outputs 56-SSOP -40 to 85	3.3 V ABT 16-Bit Bus Transceivers and Registers With 3-State Outputs 56-SSOP -40 to 85	3.3 V ABT 16-Bit Bus Transceivers and Registers With 3-State Outputs 56-SSOP -40 to 85	3.3 V ABT 16-Bit Bus Transceivers and Registers With 3-State Outputs 56-TSSOP -40 to 85	3.3 V ABT 16-Bit Bus Transceivers and Registers With 3-State Outputs 56-TSSOP -40 to 85
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	SSOP	SSOP	SSOP	TSSOP	TSSOP
package instruction	GREEN, PLASTIC, SSOP-56	GREEN, PLASTIC, SSOP-56	SSOP, SSOP56,.4	ROHS COMPLIANT, PLASTIC, TSSOP-56	TSSOP, TSSOP56,.3,20
Contacts	56	56	56	56	56
Reach Compliance Code	compliant	compliant	compli	compliant	compli
Other features	WITH DIRECTION CONTROL	WITH DIRECTION CONTROL	WITH DIRECTION CONTROL	WITH DIRECTION CONTROL	WITH DIRECTION CONTROL
Control type	INDEPENDENT CONTROL	INDEPENDENT CONTROL	INDEPENDENT CONTROL	INDEPENDENT CONTROL	INDEPENDENT CONTROL
Counting direction	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL
series	LVT	LVT	LVT	LVT	LVT
JESD-30 code	R-PDSO-G56	R-PDSO-G56	R-PDSO-G56	R-PDSO-G56	R-PDSO-G56
JESD-609 code	e4	e4	e4	e4	e4
length	18.41 mm	18.41 mm	18.415 mm	14 mm	14 mm
Logic integrated circuit type	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER	REGISTERED BUS TRANSCEIVER
MaximumI(ol)	0.064 A	0.064 A	0.064 A	0.064 A	0.064 A
Humidity sensitivity level	1	1	1	1	1
Number of digits	8	8	8	8	8
Number of functions	2	2	2	2	2
Number of ports	2	2	2	2	2
Number of terminals	56	56	56	56	56
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	SSOP	SSOP	TSSOP	TSSOP
Encapsulate equivalent code	SSOP56,.4	SSOP56,.4	SSOP56,.4	TSSOP56,.3,20	TSSOP56,.3,20
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TR	TUBE	TUBE	TR	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	260	260	260	260
power supply	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Maximum supply current (ICC)	0.005 mA	0.005 mA	5 mA	0.005 mA	5 mA
propagation delay (tpd)	4.7 ns	4.7 ns	4.7 ns	4.7 ns	4.7 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.79 mm	2.79 mm	2.79 mm	1.2 mm	1.2 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES
technology	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm	0.635 mm	0.5 mm	0.5 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
translate	N/A	N/A	N/A	N/A	N/A
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	7.49 mm	7.49 mm	7.49 mm	6.1 mm	6.1 mm
Is it lead-free?	Lead free	Lead free	-	Lead free	-
ECCN code	EAR99	EAR99	-	EAR99	EAR99
Factory Lead Time	1 week	1 week	-	1 week	-
Is Samacsys	N	N	-	N	-
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	-
Prop。Delay @ Nom-Sup	4.2 ns	4.2 ns	-	4.2 ns	-
Schmitt trigger	No	No	-	No	-
Base Number Matches	1	1	-	1	-

Recommended Resources

The first 4Mbit EEPROM memory chip

Transistor voice control amplifier circuit

Expansion circuit 1 of analog multi-way switch CD4051

Touch type electric fan speed regulating circuit

Fast power switching circuit

Butterfly 107-2 pocket radio circuit

FCC Certification Process: 1. Declaration of Conformity: The party responsible for the product (manufacturer or importer) will test the product at a qualified testing agency designated by the FCC and make a test report. If the ...; JasonYoo RF/Wirelessly

How to read and write data to iic device?: I would like to ask those who have experience with iic, can iic devices send and receive data through writefile and readfile? Or do I need to use deviceiocontrol? Thank you...; liyi885 Embedded System

The following questions about Linux driver programming, about driver-application communication and driver internal multi-process: I have been troubled by several questions and I don't know how to answer them. Please give me some answers. Thank you very much. 1. Can the device driver of Linux support multiple processes? For examp...; 274960319 Linux and Android

Hey! The company's network has been very tight recently!: It's been a month! The company has banned the Internet very strictly! All online shopping is banned, and videos are no longer allowed!...; 蓝雨夜 Talking about work

About the layout and wiring principles of RF board PCB: As a PCB design engineer with style, everyone must have known the layout and wiring rules of general PCB. However, are you also clear about the design rules of RF board PCB?　　Today, let's talk about t...; btty038 PCB Design

The newly built nios has no output pins: [img]file:///C:\Users\Algebra\AppData\Roaming\Tencent\Users\1417075248\QQ\WinTemp\RichOle\@D1C700$%$(I%XLCXXV7TTK.png[/img] [img]file:///C:\Users\Algebra\AppData\Roaming\Tencent\Users\1417075248\QQ\Wi...; agdhun FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components