EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74LVTH573DWR

Description
3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 20-SOIC -40 to 85
Categorylogic    logic   
File Size1MB,26 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

SN74LVTH573DWR Online Shopping

Suppliers Part Number Price MOQ In stock  
SN74LVTH573DWR - - View Buy Now

SN74LVTH573DWR Overview

3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 20-SOIC -40 to 85

SN74LVTH573DWR Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSOIC
package instructionSOP, SOP20,.4
Contacts20
Reach Compliance Codecompli
ECCN codeEAR99
Factory Lead Time1 week
Other featuresBROADSIDE VERSION OF 373
Control typeENABLE LOW
Counting directionUNIDIRECTIONAL
seriesLVT
JESD-30 codeR-PDSO-G20
JESD-609 codee4
length12.8 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.064 A
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP20,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTR
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Maximum supply current (ICC)5 mA
Prop。Delay @ Nom-Su3.9 ns
propagation delay (tpd)4.9 ns
Certification statusNot Qualified
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyBICMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5 mm

SN74LVTH573DWR Related Products

SN74LVTH573DWR SN74LVTH573DBRE4 SN74LVTH573RGYR SN74LVTH573DW SN74LVTH573DBR SN74LVTH573NSR SN74LVTH573PW
Description 3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 20-SOIC -40 to 85 3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 20-SSOP -40 to 85 3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 20-VQFN -40 to 85 3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 20-SOIC -40 to 85 3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 20-SSOP -40 to 85 3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 20-SO -40 to 85 3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85
Brand Name Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Parts packaging code SOIC SSOP QFN SOIC SSOP SOIC TSSOP
package instruction SOP, SOP20,.4 SSOP, SSOP20,.3 HVQCCN, LCC20/24,.14X.18,20 SOP, SOP20,.4 SOP, SSOP20,.3 SOP, SOP20,.3 TSSOP, TSSOP20,.25
Contacts 20 20 20 20 20 20 20
Reach Compliance Code compli compli compli compli compli compli compli
Control type ENABLE LOW ENABLE LOW/HIGH ENABLE LOW ENABLE LOW ENABLE LOW ENABLE LOW ENABLE LOW
Counting direction UNIDIRECTIONAL UNIDIRECTIONAL UNIDIRECTIONAL UNIDIRECTIONAL UNIDIRECTIONAL UNIDIRECTIONAL UNIDIRECTIONAL
series LVT LVT LVT LVT LVT LVT LVT
JESD-30 code R-PDSO-G20 R-PDSO-G20 R-PQCC-N20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20
JESD-609 code e4 e4 e4 e4 e4 e4 e4
length 12.8 mm 7.2 mm 4.5 mm 12.8 mm 7.2 mm 12.6 mm 6.5 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER
MaximumI(ol) 0.064 A 0.064 A 0.064 A 0.064 A 0.064 A 0.064 A 0.064 A
Humidity sensitivity level 1 1 2 1 1 1 1
Number of digits 8 8 8 8 8 8 8
Number of functions 1 1 1 1 1 1 1
Number of ports 2 2 2 2 2 2 2
Number of terminals 20 20 20 20 20 20 20
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SSOP HVQCCN SOP SOP SOP TSSOP
Encapsulate equivalent code SOP20,.4 SSOP20,.3 LCC20/24,.14X.18,20 SOP20,.4 SSOP20,.3 SOP20,.3 TSSOP20,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing TR TR TR TUBE TR TR TUBE
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 260
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Maximum supply current (ICC) 5 mA 5 mA 5 mA 5 mA 5 mA 5 mA 5 mA
Prop。Delay @ Nom-Su 3.9 ns 3.9 ns 3.9 ns 3.9 ns 3.9 ns 3.9 ns 3.9 ns
propagation delay (tpd) 4.9 ns 4.9 ns 4.9 ns 4.9 ns 4.9 ns 4.9 ns 4.9 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 2.65 mm 2 mm 1 mm 2.65 mm 2 mm 2 mm 1.2 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES
technology BICMOS BICMOS BICMOS BICMOS BICMOS BICMOS BICMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING NO LEAD GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 0.5 mm 1.27 mm 1.27 mm 1.27 mm 0.65 mm
Terminal location DUAL DUAL QUAD DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 7.5 mm 5.3 mm 3.5 mm 7.5 mm 5.3 mm 5.3 mm 4.4 mm
Is it lead-free? Lead free - Lead free Lead free Lead free Lead free Lead free
ECCN code EAR99 - EAR99 EAR99 EAR99 EAR99 -
Factory Lead Time 1 week - 1 week 1 week 1 week 1 week 1 week
Other features BROADSIDE VERSION OF 373 - BROADSIDE VERSION OF 373 BROADSIDE VERSION OF 373 BROADSIDE VERSION OF 373 BROADSIDE VERSION OF 373 BROADSIDE VERSION OF 373
I would like to ask the moderator about the use of 149 information storage
As the name implies, the information memory is used to store data. It can be used as an EEPROM. Each segment is 128 bytes, andeach segment of the code memory is 512 bytes.This is what the moderator sa...
qianlongwuyong Microcontroller MCU
Released mini6410 development board. . . . . . . .
Mini6410 + 4.3" LCD RAM: 256M, SLC Flash: 1GB (non-MLC) Introduction Go to the official website to check... Official original accessories: 1. mini6410 learning development board (256M memory/1GB SLC N...
dfhf2007 Buy&Sell
May 4th Youth Day, do you have a holiday?
RT. :loveliness:...
henryli2008 Talking
Configuration issues of SEED-XDS510PLUS in CCS5.5.0
Problem description: System environment: Windows 10 CCS version: 5.5.0win32 Development board: Chuanglong TL138-EVM-A3 Core board: OMAPL38 SEED-XDS510 downloader, driver link: https://pan.baidu.com/s/...
Aguilera DSP and ARM Processors
Visionray ZYNQ Development Board-ZingSK-CMOS Video Capture and Network Transmission Display
[b][font=arial,helvetica,sans-serif][color=#ff0000]1. Overview[/color][/font][/b][align=left][font=arial,helvetica,sans-serif]ZingSK development kit adopts the core board plus baseboard method, which ...
zingsoc FPGA/CPLD
USB communication and TIM2 conflict registers
Bit 0 of TIM2->CR1 is reset to zero during USB HID communication . I have been searching for the reason for a long time but cannot find it. Please help. . Everyone, this problem is urgent. Please help...
rex994997787 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 575  2210  2928  505  2113  12  45  59  11  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号