350-5310-F05 datasheet, PDF - EEWORLD Datasheet

350-5310-F05: DescriptionBoard Connector, 50 Contact(s), 10 Row(s), Male, Right Angle, Solder Terminal; CategoryThe connector The connector; File Size270KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

350-5310-F05 Overview

Board Connector, 50 Contact(s), 10 Row(s), Male, Right Angle, Solder Terminal

Parameter Name	Attribute value
Maker	Amphenol
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	POLARIZED, PANEL MOUNTABLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD OVER NICKEL SULFAMATE
Contact completed and terminated	GOLD OVER NICKEL
Contact point gender	MALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	350
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	10
Options	GENERAL PURPOSE
Termination type	SOLDER
Total number of contacts	50

Urgent! ! Help, why does the external crystal oscillator of 430 not oscillate? ?: [i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i] My program suddenly stopped running during operation, and I found that the 8M crystal oscillator did not start. In order to find out t...; iczibm Electronics Design Contest

Confused about the problem of connecting two different MOS tubes in parallel in the circuit diagram...: [align=left][color=#333333][font=Arial, Microsoft YaHei][size=14px]I am learning an LED shutdown circuit. The circuit uses a MOS switch to shut off the negative pole of the LED. I have a few questions...; flinstone Power technology

6657Statically configure serial port general interrupt in sys/bios: [i=s] This post was last edited by niguangyixia on 2018-12-5 10:41[/i] [font="][size=14px]Help needed:[/size][/font] [font="][size=14px]The serial port interrupts of routine 6657 have been adjusted by...; niguangyixia DSP and ARM Processors

Signals crossing two clock domains: A signal to another clock domainLet's say a signal from clkA domain is needed in clkB domain. It needs to be "synchronized" to clkB domain, so we want to build a "synchronizer" design, which takes a s...; eeleader FPGA/CPLD

ALTERA DDR2 IP customization problem (local_init_done): I used CYCLONEIII chip, customized DDR2 IP core, and then used SINALTAP to capture signals directly. I found that the reason for the failure to read and write was that local_init_done was always low, ...; zht24kobe FPGA/CPLD

Cyclone V official Chinese data sheet collection: [i=s]This post was last edited by eXiaoqiang2013 on 2015-11-29 22:58[/i] [color=#999999]Cyclone V Series Chinese Datasheet, official Chinese datasheet collection, with bookmarks. Contains three volume...; e小强2013 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components