EEWORLDEEWORLDEEWORLD

Part Number

Search

PIC18LF46K22-E/ML

Description
8-BIT, FLASH, 48 MHz, RISC MICROCONTROLLER, PQCC28
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size6MB,539 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Download user manual Parametric View All

PIC18LF46K22-E/ML Overview

8-BIT, FLASH, 48 MHz, RISC MICROCONTROLLER, PQCC28

PIC18LF46K22-E/ML Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMicrochip
Parts packaging codeQFN
package instruction8 X 8 MM, LEAD FREE, PLASTIC, QFN-44
Contacts44
Reach Compliance Codecompli
ECCN code3A991.A.2
Factory Lead Time19 weeks
Has ADCYES
Other featuresALSO OPERATES 1.8 V MINIMUM SUPPLY AT 16 MHZ
Address bus width
bit size8
CPU seriesPIC
maximum clock frequency64 MHz
DAC channelYES
DMA channelNO
External data bus width
JESD-30 codeS-PQCC-N44
JESD-609 codee3
length8 mm
Humidity sensitivity level1
Number of I/O lines36
Number of terminals44
On-chip program ROM width16
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Encapsulate equivalent codeLCC44,.32SQ,25
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
power supply2/3.3 V
Certification statusNot Qualified
RAM (bytes)3896
rom(word)32768
ROM programmabilityFLASH
Maximum seat height1 mm
speed48 MHz
Maximum slew rate12 mA
Maximum supply voltage3.6 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width8 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC
PIC18(L)F2X/4XK22
28/40/44-Pin, Low-Power, High-Performance
Microcontrollers with XLP Technology
High-Performance RISC CPU:
• C Compiler Optimized Architecture:
- Optional extended instruction set designed to
optimize re-entrant code
• Up to 1024 Bytes Data EEPROM
• Up to 64 Kbytes Linear Program Memory
Addressing
• Up to 3896 Bytes Linear Data Memory Address-
ing
• Up to 16 MIPS Operation
• 16-bit Wide Instructions, 8-bit Wide Data Path
• Priority Levels for Interrupts
• 31-Level, Software Accessible Hardware Stack
• 8 x 8 Single-Cycle Hardware Multiplier
eXtreme Low-Power Features (XLP)
(PIC18(L)F2X/4XK22):
Sleep mode: 20 nA, typical
Watchdog Timer: 300 nA, typical
Timer1 Oscillator: 800 nA @ 32 kHz
Peripheral Module Disable
Special Microcontroller Features:
2.3V to 5.5V Operation – PIC18FXXK22 devices
1.8V to 3.6V Operation – PIC18LFXXK22 devices
Self-Programmable under Software Control
High/Low-Voltage Detection (HLVD) module:
- Programmable 16-Level
- Interrupt on High/Low-Voltage Detection
Programmable Brown-out Reset (BOR):
- With software enable option
- Configurable shutdown in Sleep
Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 131s
In-Circuit Serial Programming™ (ICSP™):
- Single-Supply 3V
In-Circuit Debug (ICD)
Flexible Oscillator Structure:
• Precision 16 MHz Internal Oscillator Block:
- Factory calibrated to ± 1%
- Selectable frequencies, 31 kHz to 16 MHz
- 64 MHz performance available using PLL –
no external components required
• Four Crystal modes up to 64 MHz
• Two External Clock modes up to 64 MHz
• 4X Phase Lock Loop (PLL)
• Secondary Oscillator using Timer1 @ 32 kHz
• Fail-Safe Clock Monitor:
- Allows for safe shutdown if peripheral clock
stops
- Two-Speed Oscillator Start-up
Peripheral Highlights:
• Up to 35 I/O Pins plus 1 Input-Only Pin:
- High-Current Sink/Source 25 mA/25 mA
- Three programmable external interrupts
- Four programmable interrupt-on-change
- Nine programmable weak pull-ups
- Programmable slew rate
• SR Latch:
- Multiple Set/Reset input options
• Two Capture/Compare/PWM (CCP) modules
• Three Enhanced CCP (ECCP) modules:
- One, two or four PWM outputs
- Selectable polarity
- Programmable dead time
- Auto-Shutdown and Auto-Restart
- PWM steering
• Two Master Synchronous Serial Port (MSSP)
modules:
- 3-wire SPI (supports all 4 modes)
- I
2
C Master and Slave modes with address
mask
Analog Features:
• Analog-to-Digital Converter (ADC) module:
- 10-bit resolution, up to 30 external channels
- Auto-acquisition capability
- Conversion available during Sleep
- Fixed Voltage Reference (FVR) channel
- Independent input multiplexing
• Analog Comparator module:
- Two rail-to-rail analog comparators
- Independent input multiplexing
• Digital-to-Analog Converter (DAC) module:
- Fixed Voltage Reference (FVR) with 1.024V,
2.048V and 4.096V output levels
- 5-bit rail-to-rail resistive DAC with positive
and negative reference selection
• Charge Time Measurement Unit (CTMU) module:
- Supports capacitive touch sensing for touch
screens and capacitive switches
2010-2016 Microchip Technology Inc.
DS40001412G-page 1
Input Considerations for SAR ADCs
[color=#000]Reprinted from: deyisupport[/color] [color=#000] [/color] [align=left][color=#000]Did you know that the input signal can affect how you choose the best successive approximation register (S...
maylove Analogue and Mixed Signal
Problems with chip programming
When I download the stm32 program, a dialog box "cannot access memory" appears. Does it mean that my chip can no longer be burned? Thank you...
leon32455 stm32/stm8
Why are many gate circuits reversed?
Many components like to use NAND gates and NOR gates, so that the input and output are inverted. It feels very troublesome. Is there any reason for this?...
sanqi Embedded System
Can anyone provide the download address of SAP KERNEL ORACLE file?
Can anyone provide the download address of SAP KERNEL ORACLE file? When I was installing SAP IDES4.7, I found that a file directory was missing, namely: SAP KERNEL ORACLE. Please help me! I have insta...
zhuxindesign Embedded System
Help2416 development board LCD modification problem
Good evening, everyone! I am a newbie, and I have a question. In which folder can I modify the LCD timing of the help2416 development board? Because the timing of some displays is different, the displ...
hncspjh Embedded System
Regarding the problem that the clock and data are not synchronized when FPGA is sampling.
The above picture is my system structure. FPGA uses the 120M differential clock generated by AD as the clock, generates 120M and 240M clocks through a DCM, and uses the clock generated by DCM as the A...
woshifeng FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1724  1004  1103  2743  1152  35  21  23  56  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号