MC74VHC540ML1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MC74VHC540ML1

MC74VHC540ML1: DescriptionIC,BUFFER/DRIVER,SINGLE,8-BIT,AHC/VHC-CMOS,SOP,20PIN,PLASTIC; Categorylogic logic; File Size169KB，6 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn

Download Datasheet Parametric Compare View All

MC74VHC540ML1 Overview

IC,BUFFER/DRIVER,SINGLE,8-BIT,AHC/VHC-CMOS,SOP,20PIN,PLASTIC

MC74VHC540ML1 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ON Semiconductor
Reach Compliance Code	not_compliant
Control type	ENABLE LOW
JESD-30 code	R-PDSO-G20
JESD-609 code	e0
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.008 A
Number of digits	8
Number of functions	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	INVERTED
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP20,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
power supply	2/5.5 V
Prop。Delay @ Nom-Sup	8 ns
Certification status	Not Qualified
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL

Preview

Download Datasheet

View All

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Octal Bus Buffer

Inverting

The MC74VHC540 is an advanced high speed CMOS inverting octal bus

buffer fabricated with silicon gate CMOS technology. It achieves high speed

operation similar to equivalent Bipolar Schottky TTL while maintaining

CMOS low power dissipation.

The MC74VHC540 features inputs and outputs on opposite sides of the

package and two AND–ed active–low output enables. When either OE1 or

OE2 are high, the terminal outputs are in the high impedance state.

The internal circuit is composed of three stages, including a buffer output

which provides high noise immunity and stable output. The inputs tolerate

voltages up to 7V, allowing the interface of 5V systems to 3V systems.

•

High Speed: tPD = 3.7ns (Typ) at VCC = 5V

Low Power Dissipation: ICC = 4µA (Max) at TA = 25°C

High Noise Immunity: VNIH = VNIL = 28% VCC

Power Down Protection Provided on Inputs

Balanced Propagation Delays

Designed for 2V to 5.5V Operating Range

Low Noise: VOLP = 1.2V (Max)

Pin and Function Compatible with Other Standard Logic Families

Latchup Performance Exceeds 300mA

ESD Performance: HBM > 2000V; Machine Model > 200V

Chip Complexity: 124 FETs or 31 Equivalent Gates

MC74VHC540

DW SUFFIX

20–LEAD SOIC PACKAGE

CASE 751D–04

DT SUFFIX

20–LEAD TSSOP PACKAGE

CASE 948E–02

M SUFFIX

20–LEAD SOIC EIAJ PACKAGE

CASE 967–01

ORDERING INFORMATION

MC74VHCXXXDW

SOIC

MC74VHCXXXDT

TSSOP

MC74VHCXXXM

SOIC EIAJ

LOGIC DIAGRAM

OUTPUT

ENABLES

OE1

OE2

OE1

PIN ASSIGNMENT

OE1

INVERTING

OUTPUTS

GND

VCC

OE2

DATA

INPUTS

FUNCTION TABLE

Inputs

Output Y

OE2

6/97

Motorola, Inc. 1997

REV 0

MC74VHC540ML1 Related Products

	MC74VHC540ML1	MC74VHC540ML2
Description	IC,BUFFER/DRIVER,SINGLE,8-BIT,AHC/VHC-CMOS,SOP,20PIN,PLASTIC	IC,BUFFER/DRIVER,SINGLE,8-BIT,AHC/VHC-CMOS,SOP,20PIN,PLASTIC
Is it Rohs certified?	incompatible	incompatible
Maker	ON Semiconductor	ON Semiconductor
Reach Compliance Code	not_compliant	not_compliant
Control type	ENABLE LOW	ENABLE LOW
JESD-30 code	R-PDSO-G20	R-PDSO-G20
JESD-609 code	e0	e0
Load capacitance (CL)	50 pF	50 pF
Logic integrated circuit type	BUS DRIVER	BUS DRIVER
MaximumI(ol)	0.008 A	0.008 A
Number of digits	8	8
Number of functions	1	1
Number of terminals	20	20
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE
Output polarity	INVERTED	INVERTED
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP
Encapsulate equivalent code	SOP20,.3	SOP20,.3
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE
method of packing	TAPE AND REEL	TAPE AND REEL
power supply	2/5.5 V	2/5.5 V
Prop。Delay @ Nom-Sup	8 ns	8 ns
Certification status	Not Qualified	Not Qualified
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL

Recommended Resources

Multi-pole leakage protector circuit a

Schematic diagram of low-noise tube preamplifier power supply

AN7161N power amplifier circuit diagram

Autotransformer manual starting control circuit

Safety iron control circuit

Current mode operational amplifier detection circuit

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components