EEWORLDEEWORLDEEWORLD

Part Number

Search

AT302120

Description
Variable Capacitance Diode, Very High Frequency, 47pF C(T), 30V, Silicon, Abrupt,
CategoryDiscrete semiconductor    diode   
File Size119KB,3 Pages
ManufacturerAdvanced Semiconductor, Inc.
Download Datasheet Parametric View All

AT302120 Overview

Variable Capacitance Diode, Very High Frequency, 47pF C(T), 30V, Silicon, Abrupt,

AT302120 Parametric

Parameter NameAttribute value
MakerAdvanced Semiconductor, Inc.
package instructionO-CEMW-N2
Reach Compliance Codeunknown
ECCN codeEAR99
Minimum breakdown voltage30 V
Diode Capacitance Tolerance10%
Minimum diode capacitance ratio4.7
Nominal diode capacitance47 pF
Diode component materialsSILICON
Diode typeVARIABLE CAPACITANCE DIODE
frequency bandVERY HIGH FREQUENCY
JESD-30 codeO-CEMW-N2
Number of terminals2
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeROUND
Package formMICROWAVE
Certification statusNot Qualified
minimum quality factor800
surface mountYES
Terminal formNO LEAD
Terminal locationEND
Varactor Diode ClassificationABRUPT
[Zangshuge] Practical temperature measurement tutorial
Noise Rejection Tree switching is a method of dividing the scanner's channels into arrays, each with its own primary switch. If the tree switching method is not used, each channel will contribute some...
wzt Test/Measurement
TI DSP -- bootmode
TI supports many ways of booting, including internal RAM (SARAM), flash, sci, spi, etc. But no matter which booting method is used, the following process is followed: file:///C:/.Documents%20and%20Set...
Aguilera DSP and ARM Processors
[C-Wireless Charging Electric Car] Shaanxi Province First Prize_Topic C
[font=微软雅黑, "][size=14px][color=#000000][size=3]Introduction: [/size][size=3]This car can realize the functions of wireless charging and automatic start when power is off, and can drive stably on flat...
sigma Energy Infrastructure?
How to Establish ModelSim Simulation Environment in XILINX FPGA Development
In the development of FPGA, simulation is essential. However, the simulation tool provided by ISE can only simulate some simple HDL codes , but cannot simulate IP generated by Coregen. In this case, t...
eeleader FPGA/CPLD
【SensorTag】the fivth week: Routine analysis
I have studied the routines in the past few days: Since my topic this time is: Computer Bluetooth switch. So I naturally looked at the KEYS routine. Since the routine is all in English, I finally real...
ddllxxrr Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1970  1675  107  2891  1764  40  34  3  59  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号