EEWORLDEEWORLDEEWORLD

Part Number

Search

70V658S10DR9

Description
Dual-Port SRAM, 64KX36, 10ns, CMOS, PQFP208, 28 X 28 MM, 3.50 MM HEIGHT, PLASTIC, QFP-208
Categorystorage    storage   
File Size317KB,24 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

70V658S10DR9 Overview

Dual-Port SRAM, 64KX36, 10ns, CMOS, PQFP208, 28 X 28 MM, 3.50 MM HEIGHT, PLASTIC, QFP-208

70V658S10DR9 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instruction28 X 28 MM, 3.50 MM HEIGHT, PLASTIC, QFP-208
Contacts208
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time10 ns
JESD-30 codeS-PQFP-G208
JESD-609 codee0
length28 mm
memory density2359296 bit
Memory IC TypeDUAL-PORT SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals208
word count65536 words
character code64000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX36
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage (Vsup)3.45 V
Minimum supply voltage (Vsup)3.15 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width28 mm
HIGH-SPEED 3.3V
IDT70V659/58/57S
128/64/32K x 36
ASYNCHRONOUS DUAL-PORT
STATIC RAM
Features
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 10/12/15ns (max.)
– Industrial: 12/15ns (max.)
Dual chip enables allow for depth expansion without
external logic
IDT70V659/58/57 easily expands data bus width to 72 bits
or more using the Master/Slave select when cascading
more than one device
M/S = V
IH
for
BUSY
output flag on Master,
M/S = V
IL
for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
Separate byte controls for multiplexed bus and bus
matching compatibility
Supports JTAG features compliant to IEEE 1149.1
LVTTL-compatible, single 3.3V (±150mV) power supply for
core
LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV)
power supply for I/Os and control signals on each port
Available in a 208-pin Plastic Quad Flatpack, 208-ball fine
pitch Ball Grid Array, and 256-ball Ball Grid Array
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Functional Block Diagram
BE
3L
BE
2L
BE
1L
BE
0L
BE
3R
BE
2R
BE
1R
BE
0R
R/
W
L
CE
0L
CE
1L
B
E
0
L
B
E
1
L
B
E
2
L
B
E
3
L
BBBB
EEEE
3 2 10
RRRR
R/
W
R
CE
0R
CE
1R
OE
L
Dout0-8_L
Dout0-8_R
Dout9-17_L
Dout9-17_R
Dout18-26_L Dout18-26_R
Dout27-35_L Dout27-35_R
OE
R
128/64/32K x 36
MEMORY
ARRAY
I/O
0L-
I/O
35L
Di n_L
Di n_R
I/O
0R -
I/O
35R
A
16 L(1)
A
0L
Address
Decoder
ADDR_L
ADDR_R
Address
Decoder
A
16R(1)
A
0R
CE
0L
CE
1L
OE
L
R/W
L
BUSY
L(2,3)
SEM
L
INT
L(3)
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
OE
R
R/W
R
CE
0R
CE
1R
M/S
BUSY
R(2,3)
SEM
R
INT
R(3)
TDI
TDO
JTAG
TMS
TCK
TRST
4869 drw 01
NOTES:
1. A
16
is a NC for IDT70V658. Also, Addresses A
16
and A
15
are NC's for IDT70V657.
2.
BUSY
is an input as a Slave (M/S=V
IL
) and an output when it is a Master (M/S=V
IH
).
3.
BUSY
and
INT
are non-tri-state totem-pole outputs (push-pull).
MARCH 2004
DSC-4869/5
1
©2004 Integrated Device Technology, Inc.
Ask about brushless motor drive
I would like to ask the teachers: I have a XXD 2450KV model aircraft brushless motor with three wires. I have built the motor drive circuit with 6 mosfets and related circuits, using fpga as the signa...
fatbobwang Motor Drive Control(Motor Control)
RT_THREAD static memory management
The following is a static memory pool management experimental program. In this program, a memory pool is first applied to the system and two static threads are initialized. 48 memory blocks are applie...
shilaike Embedded System
[Design Tools] Virtex-4 FPGA Embedded Tri-Mode Ethernet MAC User Guide [User Guide]
Virtex-4 FPGA Embedded Tri-Mode Ethernet MAC User Guide [User Guide] .[[i]This post was last edited by GONGHCU on 2012-3-31 23:20[/i]]...
GONGHCU FPGA/CPLD
2013 Electronic Competition National Award Review--Retest List--Question F
[i=s]This post was last edited by paulhyde on 2014-9-15 03:06[/i] [size=6][color=#ff00ff]2013 National Electronic Competition Award Review - Retest List - Question F[/color][/size][[i]This post was la...
lmx Electronics Design Contest
Download "Win the Big Data Explosion" to win Intel gifts!
For those who didn't win the gift in the last Intel white paper download event, don't miss it this time! This simple event allows you to get your favorite gift in a moment of leisure. What are you wai...
EEWORLD社区 RF/Wirelessly
Voltage Sensor
Has anyone used a sensor to measure voltage? Can you recommend one? Thank you....
曹伟1993 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 93  241  2163  1527  1769  2  5  44  31  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号