EEWORLDEEWORLDEEWORLD

Part Number

Search

MC74ACT541DWR2

Description
ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, SOIC-20
Categorylogic    logic   
File Size815KB,13 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Environmental Compliance  
Download Datasheet Parametric View All

MC74ACT541DWR2 Online Shopping

Suppliers Part Number Price MOQ In stock  
MC74ACT541DWR2 - - View Buy Now

MC74ACT541DWR2 Overview

ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, SOIC-20

MC74ACT541DWR2 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
MakerRochester Electronics
Parts packaging codeSOIC
package instructionSOIC-20
Contacts20
Reach Compliance Codeunknown
seriesACT
JESD-30 codeR-PDSO-G20
JESD-609 codee0
length12.8 mm
Logic integrated circuit typeBUS DRIVER
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)240
propagation delay (tpd)8 ns
Certification statusCOMMERCIAL
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width7.5 mm
D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
A little question about the sequence detector state machine
The logical function description of the sequence detector: 10010 sequence detector, the state transition diagram is shown in the figure below:I don't understand something. If I input 1 in state B, can...
leomeng FPGA/CPLD
Urgent: How can I avoid tiling the background image in ListView?
How can I prevent the background image from tiling in listview (ownerdraw)? The background image I set here scrolls when I drag the scroll bar. Is the background image tiling? Is there any way to prev...
sxjdwx Embedded System
The impact of 5g wireless network on the development of e-sports market
E-sports has received a lot of attention around the world. This form of competition through computer games, video games, and smartphone games is considered a sport and is growing globally. From the si...
成都亿佰特 Electronics Design Contest
Anlu SparkRoad Development Board Review (9) Use of on-chip SDRAM, TD debugging function
The FPGA of Anlu EG4S20 has built-in SDRAM. If necessary, you can directly use the on-chip SDRAM to avoid external SDRAM occupying many pin resources and save the work of SDRAM layout and wiring. In t...
cruelfox Domestic Chip Exchange
Is DDS+PLL a practical frequency synthesis method at present?
What are the commonly used frequency synthesis methods in radio transmission and reception? I hope that those experienced in this field can recommend some....
einsye Embedded System
How to write a report to be sent nationwide? Does anyone know how?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:54[/i] RT…………...
choukakuyou Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2039  1527  1647  2805  4  42  31  34  57  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号