HYMD232G726A8-L datasheet, PDF

Datasheet> All Categories > storage> storage> HYMD232G726A8-L

HYMD232G726A8-L: DescriptionRegistered DDR SDRAM DIMM; Categorystorage storage; File Size254KB，16 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HYMD232G726A8-L Overview

Registered DDR SDRAM DIMM

HYMD232G726A8-L Parametric

Parameter Name	Attribute value
Maker	SK Hynix
Parts packaging code	DIMM
package instruction	DIMM, DIMM184
Contacts	184
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	SINGLE BANK PAGE BURST
Maximum access time	0.8 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	125 MHz
I/O type	COMMON
JESD-30 code	R-XDMA-N184
memory density	2415919104 bi
Memory IC Type	DDR DRAM MODULE
memory width	72
Number of functions	1
Number of ports	1
Number of terminals	184
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	32MX72
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	DIMM
Encapsulate equivalent code	DIMM184
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum standby current	0.83 A
Maximum slew rate	3.17 mA
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL

Preview

Download Datasheet

View All

32Mx72 bits

Registered DDR SDRAM DIMM

HYMD232G726A(L)8-M/K/H/L

DESCRIPTION

Hynix HYMD232G726A(L)8-M/K/H/L series is registered 184-pin double data rate Synchronous DRAM Dual In-Line

Memory Modules(DIMMs) which are organized as 32Mx72 high-speed memory arrays. Hynix HYMD232G726A(L)8-M/

K/H/L series consists of nine 32Mx8 DDR SDRAM in 400mil TSOPII packages on a 184pin glass-epoxy substrate. Hynix

HYMD232G726A(L)8-M/K/H/L series provide a high performance 8-byte interface in 5.25" width form factor of industry

stanard. It is suitable for easy interchange and addition.

Hynix HYMD232G726A(L)8-M/K/H/L series is designed for high speed of up to 133MHz and offers fully synchronous

operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control

inputs are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on

both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high

bandwidth. All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable

latencies and burst lengths allow variety of device operation in high performance memory system.

Hynix HYMD232G726A(L)8-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function is

implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify

DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.

FEATURES

•

256MB (32M x 72) Registered DDR DIMM based on

32Mx8 DDR SDRAM

JEDEC Standard 184-pin dual in-line memory module

(DIMM)

Error Check Correction (ECC) Capability

Registered inputs with one-clock delay

Phase-lock loop (PLL) clock driver to reduce loading

2.5V +/- 0.2V VDD and VDDQ Power supply

All inputs and outputs are compatible with SSTL_2

interface

•

Fully differential clock operations (CK & /CK) with

100MHz/125MHz/133MHz

Programmable CAS Latency 2 / 2.5 supported

Programmable Burst Length 2 / 4 / 8 with both

sequential and interleave mode

tRAS Lock-out function supported

Internal four bank operations with single pulsed RAS

Auto refresh and self refresh supported

8192 refresh cycles / 64ms

ORDERING INFORMATION

Part No.

HYMD232G726A(L)8-M

HYMD232G726A(L)8-K

HYMD232G726A(L)8-H

HYMD232G726A(L)8-L

=2.5V

DDQ

=2.5V

Power Supply

Clock Frequency

133MHz (*DDR266:2-2-2)

133MHz (*DDR266A)

133MHz (*DDR266B)

100MHz (*DDR200)

Interface

Form Factor

SSTL_2

184pin Registered DIMM

5.25 x 1.7 x 0.15 inch

* JEDEC Defined Specifications compliant

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsibility for use of circuits described. No patent licenses are implied.

Rev. 0.2/May. 02

HYMD232G726A8-L Related Products

	HYMD232G726A8-L	HYMD232G726A8-H	HYMD232G726AL8-H	HYMD232G726AL8-M	HYMD232G726AL8-K
Description	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM
Maker	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix
Parts packaging code	DIMM	DIMM	DIMM	DIMM	DIMM
package instruction	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184
Contacts	184	184	184	184	184
Reach Compliance Code	unknow	unknow	compli	compli	compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST
Maximum access time	0.8 ns	0.75 ns	0.75 ns	0.75 ns	0.75 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	125 MHz	133 MHz	133 MHz	133 MHz	133 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184
memory density	2415919104 bi	2415919104 bi	2415919104 bi	2415919104 bi	2415919104 bi
Memory IC Type	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE
memory width	72	72	72	72	72
Number of functions	1	1	1	1	1
Number of ports	1	1	1	1	1
Number of terminals	184	184	184	184	184
word count	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words
character code	32000000	32000000	32000000	32000000	32000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C
organize	32MX72	32MX72	32MX72	32MX72	32MX72
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	DIMM	DIMM	DIMM	DIMM	DIMM
Encapsulate equivalent code	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
power supply	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	8192	8192	8192	8192	8192
self refresh	YES	YES	YES	YES	YES
Maximum standby current	0.83 A	0.83 A	0.83 A	0.83 A	0.83 A
Maximum slew rate	3.17 mA	3.395 mA	3.395 mA	3.485 mA	3.395 mA
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL

Recommended Resources

FM——AM conversion circuit

Circuit to prevent motor from running without load

Interface circuit between CMOS and PMOS c

Midea soymilk machine circuit

Typical application circuit diagram of MAX688, 689

FET Rheostat Wien Bridge Oscillator

How to customize an IP core with Qsys, including interrupts, and communicate with the CPU?: [size=5]Can any great master teach me? I have been working on some filtering and compression IP cores recently. I want to communicate with the CPU through interrupts. I use software in nios to process...; tufeikuaile FPGA/CPLD

LSI is urgently recruiting Physical Design Engineer: Please send your resume to [email=China.Recruiting@lsi.com]China.Recruiting@lsi.com[/email][b][font=Arial][size=10pt]DESCRIPTION OF DUTIES IN ADDITION TO THOSE IN JOB DESCRIPTION:[/size][/font][/b] [a...; ChinaRecruiting Recruitment

About adapter voltage distribution: The adapter output voltage is 5V, but different modules in the circuit require input voltages of 1.8V, 2.4V, 3.0V, and 4.5V. What should I do? ? ? ? ?...; 皇极F1 Analog electronics

Interrupt issues: Today I read the chapter on interrupts, but I still don't understand some parts of SWI. I would like to ask all the experts for help, thank you! The problem is in the place where the interrupt is load...; poonhm Embedded System

【Hanker M4】Chapter 9 IIC data readout LCD display: [i=s]This post was last edited by Changjianze1 on 2015-5-20 23:56[/i] [align=left][size=5][b]1. Introduction[/b][/size][/align][align=left][size=3]The previous few articles simply implemented the read...; 常见泽1 Microcontroller MCU

Design of low-power photovoltaic grid-connected inverter based on DSP: [i=s]This post was last edited by paulhyde on 2014-9-15 03:38[/i][table=98%][tr][td]Author: Yang Jun and Jin Xinmin, Institute of New Energy, School of Electrical Engineering, Beijing Jiaotong Univers...; 小人物 Energy Infrastructure?

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components