HYMD264G726A4-K datasheet, PDF

Datasheet> All Categories > storage> storage> HYMD264G726A4-K

HYMD264G726A4-K: DescriptionRegistered DDR SDRAM DIMM; Categorystorage storage; File Size257KB，16 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HYMD264G726A4-K Overview

Registered DDR SDRAM DIMM

HYMD264G726A4-K Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SK Hynix
Parts packaging code	DIMM
package instruction	DIMM, DIMM184
Contacts	184
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	SINGLE BANK PAGE BURST
Maximum access time	0.75 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	133 MHz
I/O type	COMMON
JESD-30 code	R-XDMA-N184
memory density	4831838208 bi
Memory IC Type	DDR DRAM MODULE
memory width	72
Number of functions	1
Number of ports	1
Number of terminals	184
word count	67108864 words
character code	64000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64MX72
Output characteristics	3-STATE
Package body material	UNSPECIFIED
encapsulated code	DIMM
Encapsulate equivalent code	DIMM184
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.5 V
Certification status	Not Qualified
refresh cycle	8192
self refresh	YES
Maximum standby current	1.01 A
Maximum slew rate	5.96 mA
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

64Mx72 bits

Registered DDR SDRAM DIMM

HYMD264G726A(L)4-M/K/H/L

DESCRIPTION

Hynix HYMD264G726A(L)4-M/K/H/L series is registered 184-pin double data rate Synchronous DRAM Dual In-Line

Memory Modules (DIMMs) which are organized as 64Mx72 high-speed memory arrays. Hynix HYMD264G726A(L)4-M/

K/H/L series consists of eighteen 64Mx4 DDR SDRAM in 400mil TSOP II packages on a 184pin glass-epoxy substrate.

Hynix HYMD264G726A(L)4-M/K/H/L series provide a high performance 8-byte interface in 5.25" width form factor of

industry standard. It is suitable for easy interchange and addition.

Hynix HYMD264G726A(L)4-M/K/H/L series is designed for high speed of up to 133MHz and offers fully synchronous

operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control

inputs are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on

both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high

bandwidth. All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable

latencies and burst lengths allow variety of device operation in high performance memory system.

Hynix HYMD264G726A(L)4-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function is

implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify

DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.

FEATURES

•

512MB (64M x 72) Registered DDR DIMM based on

64Mx4 DDR SDRAM

JEDEC Standard 184-pin dual in-line memory module

(DIMM)

Error Check Correction (ECC) Capability

Registered inputs with one-clock delay

Phase-lock loop (PLL) clock driver to reduce loading

2.5V +/- 0.2V VDD and VDDQ Power supply

All inputs and outputs are compatible with SSTL_2

interface

•

Fully differential clock operations (CK & /CK) with

100MHz/125MHz/133MHz

Programmable CAS Latency 2 / 2.5 supported

Programmable Burst Length 2 / 4 / 8 with both

sequential and interleave mode

tRAS Lock-out function supported

Internal four bank operations with single pulsed RAS

Auto refresh and self refresh supported

8192 refresh cycles / 64ms

ORDERING INFORMATION

Part No.

HYMD264G726A(L)4-M

HYMD264G726A(L)4-K

HYMD264G726A(L)4-H

HYMD264G726A(L)4-L

=2.5V

DDQ

=2.5V

Power Supply

Clock Frequency

133MHz (*DDR266:2-2-2)

133MHz (*DDR266A)

133MHz (*DDR266B)

100MHz (*DDR200)

Interface

Form Factor

SSTL_2

184pin Registered DIMM

5.25 x 1.7 x 0.15 inch

* JEDEC Defined Specifications compliant

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsibility for use of circuits described. No patent licenses are implied.

Rev. 0.2/May. 02

HYMD264G726A4-K Related Products

	HYMD264G726A4-K	HYMD264G726A4-M	HYMD264G726A4-H	HYMD264G726AL4-H	HYMD264G726A4-L	HYMD264G726AL4-K	HYMD264G726AL4-M
Description	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM	Registered DDR SDRAM DIMM
Maker	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix
Parts packaging code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
package instruction	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184	DIMM, DIMM184
Contacts	184	184	184	184	184	184	184
Reach Compliance Code	unknow	unknow	unknow	compli	unknow	compli	compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST	SINGLE BANK PAGE BURST
Maximum access time	0.75 ns	0.75 ns	0.75 ns	0.75 ns	0.8 ns	0.75 ns	0.75 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	133 MHz	133 MHz	133 MHz	133 MHz	125 MHz	133 MHz	133 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184	R-XDMA-N184
memory density	4831838208 bi	4831838208 bi	4831838208 bi	4831838208 bi	4831838208 bi	4831838208 bi	4831838208 bi
Memory IC Type	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE	DDR DRAM MODULE
memory width	72	72	72	72	72	72	72
Number of functions	1	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1	1
Number of terminals	184	184	184	184	184	184	184
word count	67108864 words	67108864 words	67108864 words	67108864 words	67108864 words	67108864 words	67108864 words
character code	64000000	64000000	64000000	64000000	64000000	64000000	64000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	64MX72	64MX72	64MX72	64MX72	64MX72	64MX72	64MX72
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM	DIMM
Encapsulate equivalent code	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184	DIMM184
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY	MICROELECTRONIC ASSEMBLY
power supply	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	8192	8192	8192	8192	8192	8192	8192
self refresh	YES	YES	YES	YES	YES	YES	YES
Maximum standby current	1.01 A	1.01 A	1.01 A	1.01 A	1.01 A	1.01 A	1.01 A
Maximum slew rate	5.96 mA	6.14 mA	5.96 mA	5.96 mA	5.96 mA	5.96 mA	6.14 mA
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	NO	NO	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL

Recommended Resources

Multivibrator infrared transmitter circuit

Basic structure of multi-channel DA conversion circuit

TWH631 receiving circuit

Dual 100mA linear regulator

The most practical basic diagram circuit 12 - thyristor overcurrent protection circuit

875p computer motherboard circuit diagram_049

I haven't been here for a while, so I have a small question. C247 error! !: #include void main() { TMOD=0x01; //TMOD=0000 0001 Timer T0 mode 1; TH0=0xfe; TL0=0xde; TR0=1; ET0=1; EA=1; while(1) {;} } void INT0() interrupt 1; { TH0=0xfe; TL0=0xdc; P1_0=~P1_0; } Why does this co...; fossilren Embedded System

Attendance machine information: Looking for information on RFID, such as attendance machine...; amy_shen RF/Wirelessly

Please help, it's urgent: Error[e16]:Segment CSTACK（size:0x64 align:0x1)is too long for segment definition, At least 0x1e more bytes needed. The problem occurred while processing the segment placement command"-Z(DATA)CSTACK+_S...; dengbo520 Microcontroller MCU

Question: GPRS module connection problem: I have encountered a strange phenomenon recently. I would like to ask for advice from experts: I have a GR64 module. When tested, it can connect to google (66.249.89.147) and Tsinghua bbs (166.111.8.2...; yipfung Embedded System

【AT-START-F425 Review】USB to CAN: Five Serial Port Commands Explained: 【AT-START-F425 Review】USB to CAN preview post https://bbs.eeworld.com.cn/thread-1199896-1-1.html 【AT-START-F425 Review】USB to CAN Part 2https://bbs.eeworld.com.cn/thread-1199901-1-1.html 【AT-START-F42...; lugl4313820 Domestic Chip Exchange

The free trial class of "3G Mobile Development" of Wurida is held at Beijing Jiaotong University. Everyone is welcome to attend!: Free trial class of "3G Mobile Development" of Wu Ruida was held at Beijing Jiaotong University. Welcome everyone! Free trial class of "3G Mobile Development" of Wu Ruida was held at Beijing Jiaotong ...; as1011 Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components