EEWORLDEEWORLDEEWORLD

Part Number

Search

HS1-1840RH/883S

Description
16-CHANNEL, SGL ENDED MULTIPLEXER, CDIP28
CategoryAnalog mixed-signal IC    The signal circuit   
File Size831KB,11 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric View All

HS1-1840RH/883S Overview

16-CHANNEL, SGL ENDED MULTIPLEXER, CDIP28

HS1-1840RH/883S Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerRenesas Electronics Corporation
Parts packaging codeDIP
package instructionDIP, DIP28,.6
Contacts28
Reach Compliance Codenot_compliant
Analog Integrated Circuits - Other TypesSINGLE-ENDED MULTIPLEXER
JESD-30 codeR-CDIP-T28
JESD-609 codee0
Nominal Negative Supply Voltage (Vsup)-15 V
Number of channels16
Number of functions1
Number of terminals28
Maximum on-state resistance (Ron)1000 Ω
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP28,.6
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply+-15 V
Certification statusNot Qualified
Filter levelMIL-STD-883 Class S
Maximum seat height5.9 mm
Maximum supply current (Isup)0.5 mA
Nominal supply voltage (Vsup)15 V
surface mountNO
Maximum disconnect time600 ns
Maximum connection time600 ns
switchBREAK-BEFORE-MAKE
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
total dose200k Rad(Si) V
width15.24 mm
S
IGN
DES
NEW
OR or
F
r at
DED 0ARH t Cente sc
/t
MEN
or
84
COM ee HS-1 al Supp rsil.com
RE
S
nic
.inte
NOT
Tech r www
r
o
t ou
Multiplexer
September 1997
ontac TERSIL
c
-IN
8
1-88
®
HS-1840RH/883S
Rad-Hard 16 Channel CMOS Analog
with High-Z Analog Input Protection
Pinouts
HS1-1840RH/883S 28 PIN CERAMIC SIDEBRAZE DIP
CASE OUTLINE D-10,COMPLIANT TO MIL-M-38510 PACKAGE
TOP VIEW
+VS 1
NC 2
NC 3
IN 16 4
IN 15 5
IN 14 6
IN 13 7
IN 12 8
IN 11 9
IN 10 10
IN 9 11
GND 12
(+5VS) VREF 13
ADDR A3 14
28 OUT
27 -VS
26 IN 8
25 IN 7
24 IN 6
23 IN 5
22 IN 4
21 IN 3
20 IN 2
19 IN 1
18 ENABLE
17 ADDR A0
16 ADDR A1
15 ADDR A2
Features
• This Circuit is Processed in Accordance to
Mil-Std-883 and is Fully Conformant Under the
Provisions of Paragraph 1.2.1.
• Radiation Environment
- Gamma Rate (γ) 1 x 10
8
RAD(Si)/s
- Gamma Dose (γ) 2 x 10
5
RAD(Si)
• Low Power Consumption
• Fast Access Time 1000ns
• High Analog Input Impedance 500MΩ
During Power Loss (Open)
• Dielectrically Isolated Device Islands
• Excellent In Hi-Rel Redundant Systems
• Break-Before-Make Switching
• No Latch-Up
Description
The HS-1840RH/883S is a radiation hardened,
monolithic 16 channel multiplexer constructed with the
Intersil Linear Dielectric Isolation CMOS process. It is
designed to provide a high input impedance to the
analog source if device power fails (open) or the
analog signal voltage inadvertently exceeds the supply
rails during powered operation. Excellent for use in
redundant applications, since the secondary device
can be operated in a standby unpowered mode
affording no additional power drain. More significantly,
a very high impedance exists between the active and
inactive devices preventing any interaction. One of
sixteen channel selection is controlled by a 4-bit binary
address plus an Enable-Inhibit input which conve-
niently controls the ON/OFF operation of several
multiplexers in a system. All digital inputs have
electrostatic discharge protection.
The HS-1840RH/883S has been specifically designed
to meet exposure to radiation environments. It is
available in a 28 pin Ceramic Sidebraze dual-in-line
package and 28 pin Ceramic Flatpack. It is guaranteed
operational from -55
o
C to +125
o
C.
HS9-1840RH/883S 28 PIN CERAMIC SIDEBRAZE FLATPACK
CASE OUTLINE F-11A, COMPLIANT TO MIL-M-38510 PACKAGE
TOP VIEW
+VS
NC
NC
IN 16
IN 15
IN 14
IN 13
IN 12
IN 11
IN 10
IN 9
GND
(+5VS) VREF
ADDR A3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
OUT
-VS
IN 8
IN 7
IN 6
IN 5
IN 4
IN 3
IN 2
IN 1
ENABLE
ADDR A0
ADDR A1
ADDR A2
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
1
File Number
3022.1
[Diode Theme Month] Award Ceremony for Series of Activities!
The 2-month [Diode Theme Month] event has ended.Please send yourName, mobile phone, mailing address,Please send your email to xulinglong@eeworld.com.cn ! The list of winners will be announced below! N...
EEWORLD社区 Discrete Device
Adding 3D packaging issues
[Ask if you don't understand] As shown in the picture, I use AD18 to draw the package diagram. Now I have drawn the flat package, but I am required to add a 3D model. Now I already have the 3D model f...
shaorc PCB Design
The AVR microcontroller serial port is not receiving correctly, please help me.
Use the serial port debugging assistant to send data. Every time the microcontroller receives data, it always receives data 0 in the interrupt program. I paste the relevant program code, please take a...
zzp2658 Embedded System
How to set the via cover oil in Protel 99 SE PCB design software?
How to set the via cover oil in Protel 99 SE 1. Design---Rules2. Manufacturing---Solld mask expansion3. Double-click the above picture to light up Solder Mask Expansion ③ area4. Modify ④ and ⑤ accordi...
dengguoqiang PCB Design
JTAG debugging issues on MSP430 low voltage series
Recently, when I have nothing to do, I have been looking at the data sheet of the low-voltage (MSP430L092) MSP430 and saw that the voltage level applied to the 430 pin cannot be higher than 1.9V.This ...
wstt Microcontroller MCU
Modelsim simulation output complements the waveform
This is my first time using modelsim. I want to test the frequency division code, but I cannot output the waveform. I would like to ask for a solution. vhdl code: process(clk) begin if(clk'event and c...
20ling FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2761  2479  2312  2191  2081  56  50  47  45  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号