H5MS2562JFR-E3M datasheet, PDF

Datasheet> All Categories > storage> storage> H5MS2562JFR-E3M

H5MS2562JFR-E3M: Description256Mb (16Mx16bit) Mobile DDR SDRAM; Categorystorage storage; File Size1MB，62 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/; Environmental Compliance

Download Datasheet Parametric Compare View All

H5MS2562JFR-E3M Overview

256Mb (16Mx16bit) Mobile DDR SDRAM

H5MS2562JFR-E3M Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	SK Hynix
Parts packaging code	BGA
package instruction	8 X 10 MM, 1 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, FBGA-60
Contacts	60
Reach Compliance Code	compli
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B60
length	10 mm
memory density	268435456 bi
Memory IC Type	DDR DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	60
word count	16777216 words
character code	16000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
organize	16MX16
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1 mm
self refresh	YES
Maximum supply voltage (Vsup)	1.95 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	OTHER
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	8 mm

Preview

Download Datasheet

View All

256Mbit MOBILE DDR SDRAM based on 4M x 4Bank x16 I/O

Specification of

256Mb (16Mx16bit) Mobile DDR SDRAM

Memory Cell Array

- Organized as 4banks of 4,194,304 x16

This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for

use of circuits described. No patent licenses are implied.

Rev 1.2 / July. 2009

Mobile DDR SDRAM 256Mbit (16M x 16bit)

H5MS2562JFR Series

DESCRIPTION

The Hynix H5MS2562JFR Series is 268,435,456-bit CMOS Low Power Double Data Rate Synchronous DRAM (Mobile

DDR SDRAM), ideally suited for mobile applications which use the battery such as PDAs, 2.5G and 3G cellular phones

with internet access and multimedia capabilities, mini-notebook, hand-held PCs. It is organized as 4banks of 4,194,304

x16.

The HYNIX H5MS2562JFR series uses a double-data-rate architecture to achieve high-speed operation. The double

data rate architecture is essentially a 2

prefetch architecture with an interface designed to transfer two data per clock

cycle at the I/O pins.

The Hynix H5MS2562JFR Series offers fully synchronous operations referenced to both rising and falling edges of the

clock. While all address and control inputs are latched on the rising edges of the CK (Mobile DDR SDRAM operates

from a differential clock

: the crossing of CK going HIGH and CK going LOW is referred to as the positive edge of CK

data, data strobe and data mask inputs are sampled on both rising and falling edges of it (

Input data is registered on

both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK

). The data

paths are internally pipelined and 2-bit prefetched to achieve high bandwidth. All input voltage levels are compatible

with LVCMOS.

Read and write accesses to the Low Power DDR SDRAM (Mobile DDR SDRAM) are burst oriented; accesses start at a

selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with

the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits reg-

istered coincident with the ACTIVE command are used to select the bank and the row to be accessed. The address bits

registered coincident with the READ or WRITE command are used to select the bank and the starting column location

for the burst access.

The Low Power DDR SDRAM (Mobile DDR SDRAM) provides for programmable read or write bursts of 2, 4 or 8 loca-

tions. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is initiated at the end

of the burst access.

As with standard SDRAM, the pipelined and multibank architecture of Low Power DDR SDRAM (Mobile DDR SDRAM)

allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation

times.

The Low Power DDR SDRAM (Mobile DDR SDRAM) also provides for special programmable Self Refresh options which

are Partial Array Self Refresh (full, half, quarter and 1/8 and 1/16 array) and Temperature Compensated Self Refresh.

A burst of Read or Write cycles in progress can be interrupted and replaced by a new burst Read or Write command on

any cycle (this pipelined design is not restricted by a 2N rule). Only Read bursts in progress with auto precharge disa-

bled can be terminated by a burst terminate command. Burst Terminate command is undefined and should not be

used for Read with Autoprecharge enabled and for Write bursts.

Rev 1.2 / July. 2009

H5MS2562JFR-E3M Related Products

	H5MS2562JFR-E3M	H5MS2562JFR-J3M	H5MS2562JFR-L3M	H5MS2562JFR-K3M
Description	256Mb (16Mx16bit) Mobile DDR SDRAM	256Mb (16Mx16bit) Mobile DDR SDRAM	256Mb (16Mx16bit) Mobile DDR SDRAM	256Mb (16Mx16bit) Mobile DDR SDRAM
Is it Rohs certified?	conform to	conform to	conform to	conform to
Maker	SK Hynix	SK Hynix	SK Hynix	SK Hynix
Parts packaging code	BGA	BGA	BGA	BGA
package instruction	8 X 10 MM, 1 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, FBGA-60	8 X 10 MM, 1 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, FBGA-60	8 X 10 MM, 1 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, FBGA-60	8 X 10 MM, 1 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, FBGA-60
Contacts	60	60	60	60
Reach Compliance Code	compli	compli	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B60	R-PBGA-B60	R-PBGA-B60	R-PBGA-B60
length	10 mm	10 mm	10 mm	10 mm
memory density	268435456 bi	268435456 bi	268435456 bit	268435456 bit
Memory IC Type	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM
memory width	16	16	16	16
Number of functions	1	1	1	1
Number of ports	1	1	1	1
Number of terminals	60	60	60	60
word count	16777216 words	16777216 words	16777216 words	16777216 words
character code	16000000	16000000	16000000	16000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-30 °C	-30 °C	-30 °C	-30 °C
organize	16MX16	16MX16	16MX16	16MX16
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VFBGA	VFBGA	VFBGA	VFBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1 mm	1 mm	1 mm	1 mm
self refresh	YES	YES	YES	YES
Maximum supply voltage (Vsup)	1.95 V	1.95 V	1.95 V	1.95 V
Minimum supply voltage (Vsup)	1.7 V	1.7 V	1.7 V	1.7 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	OTHER	OTHER	OTHER	OTHER
Terminal form	BALL	BALL	BALL	BALL
Terminal pitch	0.8 mm	0.8 mm	0.8 mm	0.8 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	8 mm	8 mm	8 mm	8 mm

Recommended Resources

Resistance ratio detector circuit

DC-DC converter diagram for boosting 2 batteries to 3.3V, 5V, 12V

High Voltage Regulator with Feedback Current Limitation

AMN1 pyroelectric sensor with relay circuit

Basic usage circuit diagram of LT1074

Seven times voltage rectifier circuit (1)

Recommend an e-book - PSPICE simulation of switching power supply: E-book - PSPICE Simulation of Switching Power Supplies...; 安_然 Analog electronics

Switching power supply circuit, the size of each component has been determined: Switching power supply.!!!!!!!!!!!!...; 0600240206 Power technology

] Easy 51Pro Serial Programmer.rar: ] Easy 51Pro Serial Programmer.rar...; tmstd 51mcu

LCD double-sided display: I am making something now, and I need to use two identical LCDs for double-sided display. I would like to ask if I can connect the data cable of the s3c2440 LCD to two LCDs of the same model, so that ...; 496812749 ARM Technology

What does this warning mean? declared implicity? What does implicit declaration mean?: I wrote a small program and after compiling it, there is a warning. Does this mean that I still need to declare this function?...; 天天1 Microcontroller MCU

About Embedded System: I am planning to take the postgraduate entrance examination and want to study embedded system. But I don't know which school has the best major. I saw the embedded software major in the School of Soft...; flexibler Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components