LPE685533.0UH+/-20%B datasheet, PDF

LPE685533.0UH+/-20%B: DescriptionGeneral Fixed Inductor, 4 ELEMENT, 33 uH, GENERAL PURPOSE INDUCTOR, SMD; CategoryPassive components inductor; File Size2MB，2 Pages; ManufacturerVishay; Websitehttp://www.vishay.com

Download Datasheet Parametric View All

LPE685533.0UH+/-20%B Overview

General Fixed Inductor, 4 ELEMENT, 33 uH, GENERAL PURPOSE INDUCTOR, SMD

Parameter Name	Attribute value
Maker	Vishay
Reach Compliance Code	unknown
ECCN code	EAR99
DC Resistance	0.05 Ω
Nominal inductance(L)	33 µH
Inductor Applications	DC-DC CONVERTER
Inductor type	GENERAL PURPOSE INDUCTOR
JESD-609 code	e2
Manufacturer's serial number	LPE-6855
Number of functions	4
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Maximum rated current	2.12 A
Shape/Size Description	RECTANGULAR PACKAGE
shield	NO
special characteristics	PARALLEL CONNECTED
surface mount	YES
Terminal surface	TIN COPPER
Terminal location	DUAL IN-LINE
Terminal shape	GULL WING
Test frequency	0.01 MHz
Tolerance	20%

evc error: Now I am developing an application with evc for the first time The error is as follows build subsystem failed to build files debug/execute sessino is terminated I saw a post on the forum saying there ...; fywtat Embedded System

【Date with Spring】Nankai University: Let’s share the spring of Nankai University with everyone! Hope you like it! Thanks:)...; runfa Talking

[Help] Problems with ADC12 conversion of MSP430: I am a novice, just learning to use msp430. I use adc12 for data acquisition. I think the problem may be the use of the MSC bit in ADC12CTL0. When using single-channel continuous acquisition mode with...; ufo2007 Microcontroller MCU

WEBENCH Design Guide: Step 1: Log in to ti.com.cn, find the WEBENCH design interface, enter the required electrical parameters, and click "Start Design" to enter the design page. Step 2: Log in to the TI WEBENCH design pag...; EEWORLD社区 Analogue and Mixed Signal

SDRAM read and write problems: In the sdram read and write test, I referred to the privileged classmate's program. In the data_gen module: reg wr_done; //All data written to sdram completion flag always @(posedge clk or negedge rst...; ole007 FPGA/CPLD

【Low power consumption】 Xilinx PCB specification: Four- and six-layer high-speed PCB designs for the Spartan-3E FT256 BGA package....; dream_byxiaoyu FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components